{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:29Z","timestamp":1740131909489,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["."],"award-info":[{"award-number":["."]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["."],"award-info":[{"award-number":["."]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tc.2021.3125188","type":"journal-article","created":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T19:27:46Z","timestamp":1636054066000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["Bypassing Multicore Memory Bugs with Coarse-Grained Reconfigurable Logic"],"prefix":"10.1109","author":[{"given":"Doowon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"volume-title":"Intel 64 and IA-32 Architectures Software Developers Manual","year":"2021","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380861"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00014"},{"volume-title":"Cortex-A9 Processors Software Developers Errata Notice","year":"2015","key":"ref5"},{"volume-title":"Cortex-A57 MPCore Software Developer Errata Notice","year":"2017","key":"ref6"},{"volume-title":"Intel Core2 Extreme Processor QX9000 Series Specification Update","year":"2011","key":"ref7"},{"volume-title":"Cortex-A15 MPCore - NEON Software Developers Errata Notice","year":"2016","key":"ref8"},{"volume-title":"6th Generation Intel Processor Family Specification Update","year":"2016","key":"ref9"},{"volume-title":"Cortex-A7 MPCore Software Developers Errata Notice","year":"2016","key":"ref10"},{"volume-title":"Cortex-A53 MPCore Software Developers Errata Notice","year":"2019","key":"ref11"},{"volume-title":"Cortex-A17 MPCore Software Developers Errata Notice","year":"2018","key":"ref12"},{"volume-title":"Intel Core2 Extreme Quad-Core Processor QX6000 Sequence Specification Update","year":"2008","key":"ref13"},{"volume-title":"Revision Guide for AMD Family 11h Processors","year":"2011","key":"ref14"},{"volume-title":"Cortex-A73 MPCore Software Developer Errata Notice","year":"2018","key":"ref15"},{"volume-title":"Revision Guide for AMD Family 10h Processors","year":"2012","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090748"},{"volume-title":"Modern Processor Design: Fundamentals of Superscalar Processors","year":"2005","author":"Shen","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003568"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref25","first-page":"72","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proc. Int. Conf. Parallel Architectures Compilation Techn.","author":"Bienia"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2015.8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288688"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324554"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630073"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3019772"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70243"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID49098.2020.00035"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09601202.pdf?arnumber=9601202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T02:13:41Z","timestamp":1705025621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9601202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/tc.2021.3125188","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2021]]}}}