{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T18:11:11Z","timestamp":1785953471904,"version":"3.56.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"DFG SPP Nano Security","award":["KU 1051\/11-1"],"award-info":[{"award-number":["KU 1051\/11-1"]}]},{"name":"BMBF ZuSE Scale4Edge","award":["16ME0122K-16ME0124"],"award-info":[{"award-number":["16ME0122K-16ME0124"]}]},{"name":"Intel Corporation Side Channel Academic Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,1,1]]},"DOI":"10.1109\/tc.2022.3152666","type":"journal-article","created":{"date-parts":[[2022,2,18]],"date-time":"2022-02-18T20:30:34Z","timestamp":1645216234000},"page":"222-235","source":"Crossref","is-referenced-by-count":29,"title":["An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0214-2486","authenticated-orcid":false,"given":"Mohammad Rahmani","family":"Fadiheh","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Technische Universität Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3462-0094","authenticated-orcid":false,"given":"Alex","family":"Wezel","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Technische Universität Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Johannes","family":"Muller","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Technische Universität Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jorg","family":"Bormann","sequence":"additional","affiliation":[{"name":"Siemens EDA, München, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sayak","family":"Ray","sequence":"additional","affiliation":[{"name":"Intel Product Assurance and Security, Intel Corporation, Portland, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9754-8715","authenticated-orcid":false,"given":"Jason M.","family":"Fung","sequence":"additional","affiliation":[{"name":"Intel Product Assurance and Security, Intel Corporation, Portland, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5572-5194","authenticated-orcid":false,"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Department of Computer Science, Stanford University, Stanford, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8180-9738","authenticated-orcid":false,"given":"Dominik","family":"Stoffel","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Technische Universität Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6612-2946","authenticated-orcid":false,"given":"Wolfgang","family":"Kunz","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Technische Universität Kaiserslautern, Kaiserslautern, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826552"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006092"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.21236\/ADA360973"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586248"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3411504.3421216"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2017.11"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.3233\/JCS-2009-0393"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341979"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2285276"},{"key":"ref10","article-title":"The rocket chip generator","author":"asanovic","year":"2016"},{"key":"ref11","year":"0"},{"key":"ref40","article-title":"Processor hardware security vulnerabilities and their detection by unique program execution checking","author":"fadiheh","year":"2018"},{"key":"ref12","article-title":"BOOMv2: An open-source out-of-order RISC-V core","author":"celio","year":"2017","journal-title":"1st Workshop Comput Archit Res RISC-V"},{"key":"ref13","year":"0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2019.00027"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SECPRI.1995.398927"},{"key":"ref16","article-title":"SPECTECTOR: Principled detection of speculative information flows","author":"guarnieri","year":"2018"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3434330"},{"key":"ref18","article-title":"New models for understanding and reasoning about speculative execution attacks","author":"he","year":"2020"},{"key":"ref19","first-page":"1411","article-title":"IODINE: Verifying constant-time execution of hardware","author":"gleissenthall","year":"2019","journal-title":"Proc 28th USENIX Secur Symp"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00073"},{"key":"ref4","article-title":"Speculative interference attacks: Breaking invisible speculation schemes","author":"behnia","year":"2020"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2018.8556946"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"ref6","article-title":"Speculative buffer overflows: Attacks and defenses","author":"kiriansky","year":"2018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415709"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3368826.3377921"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3358960.3379139"},{"key":"ref2","article-title":"Meltdown","author":"lipp","year":"2018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref1","article-title":"Spectre attacks: Exploiting speculative execution","author":"kocher","year":"2018"},{"key":"ref20","article-title":"Hardware-software contracts for secure speculation","author":"guarnieri","year":"2020"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2713393"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-16458-4_27"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301533"},{"key":"ref23","first-page":"313","article-title":"Formal verification of taint-propagation security properties in a commercial SoC design","author":"subramanyan","year":"2014","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_8"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00081"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218572"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3372297.3417246"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9984045\/09716812.pdf?arnumber=9716812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T21:12:37Z","timestamp":1673298757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9716812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,1]]},"references-count":44,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3152666","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,1]]}}}