{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:58:34Z","timestamp":1740131914598,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["CCF1755874"],"award-info":[{"award-number":["CCF1755874"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,2,1]]},"DOI":"10.1109\/tc.2022.3160608","type":"journal-article","created":{"date-parts":[[2022,3,22]],"date-time":"2022-03-22T19:47:04Z","timestamp":1647978424000},"page":"535-547","source":"Crossref","is-referenced-by-count":1,"title":["Monarch: A Durable Polymorphic Memory for Data Intensive Applications"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9356-4267","authenticated-orcid":false,"given":"Ananth Krishna","family":"Prasad","sequence":"first","affiliation":[{"name":"School of Computing, The University of Utah School of Computing, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1496-5650","authenticated-orcid":false,"given":"Mahdi Nazm","family":"Bojnordi","sequence":"additional","affiliation":[{"name":"School of Computing, The University of Utah School of Computing, Salt Lake City, UT, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2016","key":"ref1","article-title":"Amd. high bandwidth memory"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref3","first-page":"454","article-title":"Efficiently enabling conventional block sizes for very large die-stacked dram caches","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Loh"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080214"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446049"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00045"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00036"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00070"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/springerreference_61912"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776546"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mser.2014.06.002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00080"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"ref20","article-title":"High bandwidth memory (HBM) DRAM","author":"JEDEC","year":"2013","journal-title":"JESD235"},{"volume-title":"VLSI Design Techniques for Analog and Digital Circuits","year":"1990","author":"Geiger","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967059"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108650"},{"key":"ref26","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Li"},{"key":"ref27","article-title":"Micron ddr4 power calculator"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.11"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09766-4_133"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/11496656_8"},{"key":"ref34","article-title":"How long will this server last? A basic guide to the shelf-life of your organizations hardware"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"ref36","first-page":"1","article-title":"Banshee: Bandwidth-efficient dram caching via software\/hardware cooperation","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchit.","author":"Yu"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304031"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"ref39","first-page":"461","article-title":"Write-optimized and high-performance hashing index scheme for persistent memory","volume-title":"Proc. 13th USENIX Symp. Oper. Syst. Des. Implementation","author":"Zuo"},{"key":"ref40","first-page":"349","article-title":"HiKV: A hybrid index key-value store for DRAM-NVM memory systems","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Xia"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2967360.2967374"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00051"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"article-title":"Basic performance measurements of the intel optane DC persistent memory module","year":"2019","author":"Izraelevitz","key":"ref44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/10019338\/9739853-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10019338\/09739853.pdf?arnumber=9739853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:32:38Z","timestamp":1705537958000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9739853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,1]]},"references-count":44,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3160608","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2023,2,1]]}}}