{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T21:18:04Z","timestamp":1769548684399,"version":"3.49.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/tc.2022.3179227","type":"journal-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T19:38:52Z","timestamp":1654025932000},"page":"1-1","source":"Crossref","is-referenced-by-count":13,"title":["AXI-IC^{RT}: Towards a Real-Time AXI-Interconnect for Highly Integrated SoCs"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Jiang","sequence":"first","affiliation":[{"name":"Central Engineering, ARM, United Kingdom, S1 4LW; and Computer Science Department, University of Cambridge, CB3 0FD"}]},{"given":"Kecheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Texas State University, San Marcos, TX 78666"}]},{"given":"Nathan","family":"Fisher","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Wayne State University, Detroit, MI, 48202"}]},{"given":"Ian","family":"Gray","sequence":"additional","affiliation":[{"name":"Computer Science Department, University of York, United Kingdom, YO10 5GH"}]},{"given":"Neil","family":"Audsley","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City, University of London, EC1V 0HB"}]},{"given":"Zheng","family":"Dong","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Wayne State University, Detroit, MI, 48202"}]}],"member":"263","reference":[{"key":"ref1","first-page":"35","article-title":"Deep learning for self-driving cars: Chances and challenges","volume-title":"Proc. 1st Int. Workshop Softw. Eng. AI Auton. Syst.","author":"Rao"},{"key":"ref2","article-title":"IBM unveils worlds first 5 nm chip","author":"Anthony","year":"2017","journal-title":"Ars Technica"},{"key":"ref3","first-page":"4:1","article-title":"Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs","volume-title":"Proc. 32nd Euromicro Conf. Real-Time Syst.","author":"Restuccia"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218640"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00047"},{"key":"ref6","article-title":"Full self-driving computer installations"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS52030.2021.00046"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2018.00013"},{"key":"ref9","article-title":"Arm architecture: System architectures"},{"key":"ref10","article-title":"AXI interconnect product description"},{"key":"ref11","article-title":"AXI smartconnect product description"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref13","first-page":"24:1","article-title":"A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs","volume-title":"Proc. 31st Euromicro Conf. Real-Time Syst.","author":"Pagani"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0390"},{"key":"ref15","article-title":"Xilinx on Wikipedia"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2641361.2641379"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2840"},{"key":"ref18","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263036"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"ref21","article-title":"SoC and CPU system-wide approach to security"},{"key":"ref22","article-title":"Multi-channel peripheral interconnect supporting simultaneous video and bus protocols","author":"Parten","year":"2017"},{"key":"ref23","article-title":"Multi-protocol tunneling over an I\/O interconnect","author":"Chandra","year":"2014"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00059"},{"key":"ref26","first-page":"37","article-title":"Memory architecture for noc-based real-time mixed criticality systems","volume-title":"Proc. Int. Workshop Mixed Criticality Syst.","author":"Audsley"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012239"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1997.641292"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049067"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0114"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2003.1253249"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1990.128746"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347383"},{"key":"ref34","article-title":"MicroBlaze soft processor core"},{"key":"ref35","article-title":"FreeRTOS on Wikipedia"},{"key":"ref36","article-title":"Bluespec system verilog: RISC-V FOR FPGAS SIMPLIFIED"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00016"},{"key":"ref38","article-title":"Automotive applications and solutions"},{"key":"ref39","article-title":"About the EEMBC autobench performance benchmark suite"},{"key":"ref40","first-page":"182","article-title":"Effective worst-case execution time analysis of DO178C level a software","volume":"36","author":"Law","year":"2015","journal-title":"Ada User J."},{"issue":"5","key":"ref41","article-title":"Lenet-5, convolutional neural networks","volume":"20","author":"LeCun","year":"2015"},{"key":"ref42","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"25","author":"Krizhevsky"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/4358213\/09785850.pdf?arnumber=9785850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:25:34Z","timestamp":1706757934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9785850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3179227","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]}}}