{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T14:04:56Z","timestamp":1784210696094,"version":"3.55.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Samsung GRO Program"},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1763848"],"award-info":[{"award-number":["CCF-1763848"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,4,1]]},"DOI":"10.1109\/tc.2022.3185572","type":"journal-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:42:24Z","timestamp":1656531744000},"page":"941-956","source":"Crossref","is-referenced-by-count":16,"title":["Machine Learning-Based Microarchitecture- Level Power Modeling of CPUs"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1104-9451","authenticated-orcid":false,"given":"Ajay Krishna Ananda","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-7231","authenticated-orcid":false,"given":"Sami","family":"Al-Salamin","sequence":"additional","affiliation":[{"name":"Hyperstone®, Konstanz, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Chair of Semiconductor Test and Reliability (STAR) in the Computer Science, Electrical Engineering Faculty, University of Stuttgart, Stuttgart, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6748-2054","authenticated-orcid":false,"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348081"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.69"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059105"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480064"},{"key":"ref7","first-page":"1","article-title":"PRIMAL: Power inference using machine learning","volume-title":"Proc. Des. Automat. Conf.","author":"Zhou"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273512"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2015.26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039153"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3177865"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD48534.2019.9142100"},{"key":"ref18","first-page":"83","article-title":"Wattch: A framework for architectural-level power analysis and optimizations","volume-title":"Proc. Int. Symp. Comput. Archit.","author":"Brooks"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749746"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095782"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2547387"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3169464"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358322"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363746"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781048"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-017-0487-0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3013062"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"},{"key":"ref31","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"},{"key":"ref32","first-page":"1050","article-title":"MARSS: A full system simulator for multicore x86 CPUs","volume-title":"Proc. Des. Automat. Conf.","author":"Patel"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref34","first-page":"1126","article-title":"Dynamic power and performance back-annotation for fast and accurate functional hardware simulation","volume-title":"Proc. Des., Automat. Test Eur.","author":"Lee"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372659"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775989"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"ref38","article-title":"BOOM v2: An open-source out-of-order RISC-V core","author":"Celio","year":"2017"},{"key":"ref40","first-page":"2825","article-title":"Scikit-learn: Machine learning in Python","volume":"12","author":"Pedregosa","year":"2011","journal-title":"J. Mach. Learn. Res."},{"key":"ref43","article-title":"Exploring CoreMark \u2014 A benchmark maximizing simplicity and efficacy","author":"Gal-On","year":"2012"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3185572"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/10065566\/9810811-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10065566\/09810811.pdf?arnumber=9810811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:52:47Z","timestamp":1706759567000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9810811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,1]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3185572","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,1]]}}}