{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:40:01Z","timestamp":1783035601507,"version":"3.54.6"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,4,1]]},"DOI":"10.1109\/tc.2022.3197071","type":"journal-article","created":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T19:54:25Z","timestamp":1659988465000},"page":"1150-1162","source":"Crossref","is-referenced-by-count":2,"title":["An In-Module Disturbance Barrier for Mitigating Write Disturbance in Phase-Change Memory"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0824-6238","authenticated-orcid":false,"given":"Hyokeun","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Inter-University of Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seungyong","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Inter-University of Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byeongki","family":"Song","sequence":"additional","affiliation":[{"name":"Samsung Inc., Hwasung, Gyeonggi-do, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Moonsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Inc., Hwasung, Gyeonggi-do, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seokbo","family":"Shim","sequence":"additional","affiliation":[{"name":"SK Hynix Inc., Icheon, Gyeonggi-do, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6811-9647","authenticated-orcid":false,"given":"Hyuk-Jae","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Inter-University of Semiconductor Research Center, Seoul National University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7962-657X","authenticated-orcid":false,"given":"Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Information Engineering and the Research Center for Electrical and Information Technology, Seoul National University of Science and Technology, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237002"},{"key":"ref4","first-page":"347","article-title":"Flip-N-Write: A simple deterministic technique to improve PRAM write performance, energy and endurance","volume-title":"Proc. 42nd Annu. Int. Symp. Microarchit.","author":"Cho"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2930972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116188"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3068577"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3068704"},{"key":"ref13","article-title":"Reliability terminology","author":"Instruments"},{"key":"ref14","article-title":"Intel memory drive technology set up and configuration guide","year":"2019"},{"key":"ref15","article-title":"Basic performance measurements of the Intel Optane DC persistent memory module","author":"Izraelevitz","year":"2019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2881137"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00049"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.32"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.50"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3145986"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref22","first-page":"897","article-title":"Write performance improvement by hiding R drift latency in phase-change RAM","volume-title":"Proc. DAC Des. Automat. Conf.","author":"Kim"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2933826"},{"key":"ref25","article-title":"Method of driving phase change memory device capable of reducing heat disturbance","author":"Lee","year":"2014"},{"key":"ref26","article-title":"DDR4 and LPDDR4 - broad design verification and challenges","year":"2013"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056042"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357568"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2402435"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749753"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.913573"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.101"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00038"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973030"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342204"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694352"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356159"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-211"},{"key":"ref43","first-page":"169","article-title":"An empirical guide to the behavior and use of scalable persistent memory","volume-title":"Proc. 18th USENIX Conf. File Storage Technol.","author":"Yang"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.292"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10065566\/09851925.pdf?arnumber=9851925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T12:08:06Z","timestamp":1706789286000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9851925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,1]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3197071","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,1]]}}}