{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T21:15:02Z","timestamp":1774127702750,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["405422836"],"award-info":[{"award-number":["405422836"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"SFB876 A1","award":["124020371"],"award-info":[{"award-number":["124020371"]}]},{"name":"DART-HMS","award":["437232907"],"award-info":[{"award-number":["437232907"]}]},{"name":"TraceSymm","award":["366764507"],"award-info":[{"award-number":["366764507"]}]},{"name":"CO4RTM","award":["450944241"],"award-info":[{"award-number":["450944241"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,5,1]]},"DOI":"10.1109\/tc.2022.3197094","type":"journal-article","created":{"date-parts":[[2022,8,8]],"date-time":"2022-08-08T19:54:25Z","timestamp":1659988465000},"page":"1488-1502","source":"Crossref","is-referenced-by-count":6,"title":["ROLLED: <u>R<\/u>acetrack Memory <u>O<\/u>ptimized <u>L<\/u>inear <u>L<\/u>ayout and <u>E<\/u>fficient <u>D<\/u>ecomposition of Decision Trees"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9992-9415","authenticated-orcid":false,"given":"Christian","family":"Hakert","sequence":"first","affiliation":[{"name":"Department of Computer Science, Technische Universitat Dortmund, Dortmund, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5130-9855","authenticated-orcid":false,"given":"Asif Ali","family":"Khan","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Technische Universitat Dortmund, Dortmund, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7110-921X","authenticated-orcid":false,"given":"Kuan-Hsun","family":"Chen","sequence":"additional","affiliation":[{"name":"Informatik 12, TU-Dortmund, Dortmund, Germany"}]},{"given":"Fazal","family":"Hameed","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Institute of Space Technology, Islamabad, Pakistan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5007-445X","authenticated-orcid":false,"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Technische Universitat Dortmund, Dortmund, Germany"}]},{"given":"Jian-Jia","family":"Chen","sequence":"additional","affiliation":[{"name":"Design Automation of Embedded Systems, TU Dortmund, Dortmund, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975719"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3372489"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2537400"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586167"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2710627"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/0125042"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/springerreference_6036"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/568522.568523"},{"key":"ref9","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45253-2_37"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00047"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICDM.2018.00017"},{"key":"ref13","article-title":"UCI machine learning repository","author":"Dua","year":"2017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"},{"key":"ref16","first-page":"159","article-title":"The gurobi optimizer","volume":"41","author":"Bixby","year":"2007","journal-title":"Transp. Re-Search Part B"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116245"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324558"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2397876"},{"key":"ref20","first-page":"1","article-title":"Exploration of GPGPU register file architecture using domain-wall-shift-write based racetrack memory","volume-title":"Proc. IEEE 51st Annu. Des. Automat. Conf.","author":"Mao"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326351"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304358"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2536020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506581"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059042"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058988"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360545"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627643"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627651"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744826"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902967"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.172"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2391185"},{"key":"ref35","first-page":"1018","article-title":"From device to system: Cross-layer design exploration of racetrack memory","volume-title":"Proc. IEEE Des. Automat. Test Europe Conf. Exhib.","author":"Sun"},{"key":"ref36","first-page":"1","article-title":"Cross-layer racetrack memory design for ultra high density and low power consumption","volume-title":"Proc. 50th ACM\/EDAC\/IEEE Des. Automat. Conf.","author":"Sun"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0838"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00037"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824954"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.2307\/1907742"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1137\/0208002"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750388"},{"key":"ref43","article-title":"Correcting two deletions and insertions in racetrack memory","author":"Vahid","year":"2017"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10094223\/09851943.pdf?arnumber=9851943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,15]],"date-time":"2024-05-15T17:35:23Z","timestamp":1715794523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9851943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":43,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3197094","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,1]]}}}