{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:09:18Z","timestamp":1767262158188,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,5,1]]},"DOI":"10.1109\/tc.2022.3212636","type":"journal-article","created":{"date-parts":[[2022,10,10]],"date-time":"2022-10-10T20:13:59Z","timestamp":1665432839000},"page":"1420-1430","source":"Crossref","is-referenced-by-count":10,"title":["Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8683-8060","authenticated-orcid":false,"given":"Nils","family":"Wistoff","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8069-9848","authenticated-orcid":false,"given":"Moritz","family":"Schneider","sequence":"additional","affiliation":[{"name":"Institute of Information Security, ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8476-554X","authenticated-orcid":false,"given":"Frank K.","family":"G\u00fcrkaynak","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7069-0831","authenticated-orcid":false,"given":"Gernot","family":"Heiser","sequence":"additional","affiliation":[{"name":"UNSW Sydney, Sydney, NSW, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303976"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2560537"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3265723.3265724"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362389"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1992.213271"},{"key":"ref11","first-page":"1","article-title":"Cache missing for fun and profit","volume-title":"Proc. BSDCan","author":"Percival"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"ref14","first-page":"955","article-title":"Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks","volume-title":"Proc. 27th USENIX Secur. Symp.","author":"Gras"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"year":"2018","key":"ref16","article-title":"Speculative execution side channel mitigations"},{"article-title":"CVA6","year":"2017","author":"Group","key":"ref17"},{"article-title":"Memory subsystem for the first fully open-source RISC-V heterogeneous SoC","year":"2019","author":"R\u00f6nninger","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref20","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive Last-Level caches","volume-title":"Proc. 24th USENIX Secur. Symp.","author":"Gruss"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb01338.x"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39799-8_47"},{"article-title":"Principled elimination of microarchitectural timing channels through operating-system enforced time protection","year":"2019","author":"Ge","key":"ref23"},{"article-title":"Timing channel benchmarking tool","year":"2015","author":"Ge","key":"ref24"},{"article-title":"Mastik: A micro-architectural side-channel toolkit","year":"2016","author":"Yarom","key":"ref25"},{"article-title":"Flushgeist: Cache leaks from beyond the flush","year":"2020","author":"Vila","key":"ref26"},{"article-title":"seL4 benchmarking applications and support library","year":"2014","author":"Lyons","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref29","article-title":"Partitioned cache architecture as a side-channel defence mechanism","volume":"2005","author":"Page","year":"2005","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2022.23110"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SEED51797.2021.00012"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669174"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"article-title":"SIMF: Single-instruction multiple-flush mechanism for processor temporal isolation","year":"2020","author":"Li","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97348-3_13"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10094223\/09913709.pdf?arnumber=9913709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:35:37Z","timestamp":1705962937000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9913709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":39,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3212636","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2023,5,1]]}}}