{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:30:16Z","timestamp":1775745016510,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U19B2019"],"award-info":[{"award-number":["U19B2019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U21B2031"],"award-info":[{"award-number":["U21B2031"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61832007"],"award-info":[{"award-number":["61832007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104128"],"award-info":[{"award-number":["62104128"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Tsinghua EE Xilinx AI Research Fund"},{"DOI":"10.13039\/501100017582","name":"Beijing National Research Center for Information Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100017582","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,5,1]]},"DOI":"10.1109\/tc.2022.3214113","type":"journal-article","created":{"date-parts":[[2022,10,12]],"date-time":"2022-10-12T19:46:48Z","timestamp":1665604008000},"page":"1314-1328","source":"Crossref","is-referenced-by-count":21,"title":["Serving Multi-DNN Workloads on FPGAs: A Coordinated Architecture, Scheduling, and Mapping Perspective"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1030-3748","authenticated-orcid":false,"given":"Shulin","family":"Zeng","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0849-3252","authenticated-orcid":false,"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Qing Yuan Research Institute, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niansong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinhao","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenhua","family":"Zhu","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6108-5157","authenticated-orcid":false,"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"INFaaS: Managed & model-less inference serving","author":"Romero","year":"2019"},{"key":"ref2","article-title":"Google cloud TPU: Train and run machine learning models faster than ever before"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00027"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00048"},{"key":"ref7","first-page":"173","article-title":"Deep speech 2: End-to-end speech recognition in english and mandarin","volume-title":"Proc. Int. Conf. Mach. Learn.","author":"Amodei"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00084"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00081"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00062"},{"key":"ref12","article-title":"NVIDIA deep learning accelerator","year":"2017"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293915"},{"key":"ref16","article-title":"Googles neural machine translation system: Bridging the gap between human and machine translation","author":"Wu","year":"2016"},{"key":"ref17","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014"},{"key":"ref18","article-title":"Deep learning processor unit (DPU) intellectual property","year":"2021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2020.3017455"},{"key":"ref20","article-title":"A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs","volume-title":"Proc. 31st Euromicro Conf. Real-Time Syst.","author":"Pagani"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240801"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-32494-1_4"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00083"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2014-80"},{"key":"ref31","first-page":"5998","article-title":"Attention is all you need","volume-title":"Proc. Adv. Neural Informat. Process. Syst.","author":"Vaswani"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.cie.2020.107024"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586250"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3027486"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00045"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3038912.3052569"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3480170"},{"key":"ref43","article-title":"Python implementation of CMA-ES","year":"2021"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10094223\/09917279.pdf?arnumber=9917279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:12:17Z","timestamp":1705961537000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9917279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":43,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3214113","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,1]]}}}