{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T13:45:25Z","timestamp":1762177525242,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,1,1]]},"DOI":"10.1109\/tc.2022.3214117","type":"journal-article","created":{"date-parts":[[2022,10,12]],"date-time":"2022-10-12T19:46:48Z","timestamp":1665604008000},"page":"154-167","source":"Crossref","is-referenced-by-count":7,"title":["Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6955-1888","authenticated-orcid":false,"given":"Francesco","family":"Restuccia","sequence":"first","affiliation":[{"name":"University of California San Diego, La Jolla, CA, USA"}]},{"given":"Marco","family":"Pagani","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant’Anna, Pisa, Italy"}]},{"given":"Alessandro","family":"Biondi","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant’Anna, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7041-9777","authenticated-orcid":false,"given":"Mauro","family":"Marinoni","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant’Anna, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4959-4017","authenticated-orcid":false,"given":"Giorgio","family":"Buttazzo","sequence":"additional","affiliation":[{"name":"Scuola Superiore Sant’Anna, Pisa, Italy"}]}],"member":"263","reference":[{"year":"2018","key":"ref33","article-title":"Xilinx. AXI Interconnect, LogiCORE IP Product Guide"},{"year":"2017","key":"ref32","article-title":"Xilinx. Zynq UltraScale Device - Reference Manual"},{"year":"2017","key":"ref31","article-title":"Xilinx. Vivado Design Suite: AXI Reference Guide"},{"year":"2017","key":"ref30","article-title":"Xilinx. AXI Performance Monitor v5.0"},{"year":"2018","key":"ref36","article-title":"Xilinx Inc. SmartConnect, LogiCORE IP Product Guide"},{"year":"2016","key":"ref35","article-title":"Xilinx Inc. Integrated Logic Analyzer, LogiCORE IP Product Guide"},{"year":"0","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857379"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09336-w"},{"year":"2017","key":"ref13","article-title":"Intel. Stratix 10 GX\/SX Device Overview"},{"year":"0","key":"ref14","article-title":"FPGA Intel. Custom IP Development Using Avalon® and Arm AMBA AXI Interfaces. OQSYS3000"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.063"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9248-1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.4230\/LITES-v003-i001-a005"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00051"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927122"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2584654"},{"year":"2016","key":"ref29","article-title":"Xilinx. Zynq-7000 All Programmable SoC - Reference Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2613933"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744858"},{"key":"ref7","first-page":"6","article-title":"Techniques for the synthesis of multiprocessor tasksets","author":"emberson","year":"2010","journal-title":"Proc 1st Int Workshop Anal Tools Methodol Embedded Real-Time Syst"},{"year":"2011","key":"ref2","article-title":"ARM. AMBA AXI and ACE Protocol Specification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00026"},{"key":"ref21","first-page":"24:1","article-title":"A bandwidth reservation mechanism for AXI-Based hardware accelerators on FPGAs","author":"pagani","year":"2019","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197343"},{"key":"ref26","first-page":"12:1","article-title":"Modeling and analysis of bus contention for hardware accelerators in FPGA SOCs","author":"restuccia","year":"2020","journal-title":"Proc Euromicro Conf Real-Time Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9984045\/09917304.pdf?arnumber=9917304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T21:12:18Z","timestamp":1673298738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9917304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,1]]},"references-count":36,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3214117","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2023,1,1]]}}}