{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T13:21:05Z","timestamp":1775913665915,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1652294"],"award-info":[{"award-number":["1652294"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Gift"},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1908601"],"award-info":[{"award-number":["1908601"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ADA JUMP Center"},{"DOI":"10.13039\/100014037","name":"National Defense Science and Engineering Graduate","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014037","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,6,1]]},"DOI":"10.1109\/tc.2022.3214151","type":"journal-article","created":{"date-parts":[[2022,10,12]],"date-time":"2022-10-12T19:46:48Z","timestamp":1665604008000},"page":"1539-1553","source":"Crossref","is-referenced-by-count":9,"title":["Eidetic: An In-Memory Matrix Multiplication Accelerator for Neural Networks"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8839-9890","authenticated-orcid":false,"given":"Charles","family":"Eckert","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6119-3182","authenticated-orcid":false,"given":"Arun","family":"Subramaniyan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5883-7327","authenticated-orcid":false,"given":"Xiaowei","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8892-6286","authenticated-orcid":false,"given":"Charles","family":"Augustine","sequence":"additional","affiliation":[{"name":"Circuit Research Labs, Intel Corporation, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5383-9561","authenticated-orcid":false,"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[{"name":"Systems Technology Lab, Intel, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5894-8342","authenticated-orcid":false,"given":"Reetuparna","family":"Das","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00082"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163015"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173176"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401196"},{"key":"ref11","first-page":"234","article-title":"14.3 A 65nm computing-in-memory-based CNN processor with 2.9-to-35.8 TOPS\/W system energy efficiency using dynamic-sparsity performance-scaling architecture and energy-efficient inter\/intra-macro data reuse","author":"yue","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00081"},{"key":"ref10","first-page":"242","article-title":"15.4 A 5.99-to-691.1 TOPS\/W tensor-train in-memory-computing processor using bit-level-sparsity-based optimization and variable-precision quantization","author":"guo","year":"2021","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00020"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310251"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref39","article-title":"LSTM-sharp: An adaptable, energy-efficient hardware accelerator for long short-term memory","author":"yazdani","year":"2019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101839"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00036"},{"key":"ref23","article-title":"One weird trick for parallelizing convolutional neural networks","author":"krizhevsky","year":"2014"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00049"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2009.5189648"},{"key":"ref25","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"k e","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref20","article-title":"An image is worth 16x16 words: Transformers for image recognition at scale","author":"dosovitskiy","year":"2020"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref22","article-title":"JAX: Composable transformations of Python+NumPy programs","author":"bradbury","year":"2018"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2979965"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00029"},{"key":"ref43","article-title":"Dissecting the graphcore IPU architecture via microbenchmarking","author":"jia","year":"2019"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062984"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3360307"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref9","first-page":"238","article-title":"A 2.75-to-75.9 TOPS\/W computing-in-memory NN processor supporting set-associate block-wise zero skipping and ping-pong CIM with simultaneous computation and weight updating","author":"yue","year":"2021","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169194"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243184"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/10122189\/9917461-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10122189\/09917461.pdf?arnumber=9917461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T17:32:43Z","timestamp":1685381563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9917461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,1]]},"references-count":45,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3214151","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,1]]}}}