{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T17:05:46Z","timestamp":1791047146674,"version":"4.1.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/EU.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["3043.001"],"award-info":[{"award-number":["3043.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Government of Styria"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,6,1]]},"DOI":"10.1109\/tc.2022.3215064","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:01:38Z","timestamp":1667509298000},"page":"1568-1580","source":"Crossref","is-referenced-by-count":30,"title":["A Unified Cryptoprocessor for Lattice-Based Signature and Key-Exchange"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0934-2982","authenticated-orcid":false,"given":"Aikata","family":"Aikata","sequence":"first","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7400-2450","authenticated-orcid":false,"given":"Ahmet Can","family":"Mert","sequence":"additional","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Jacquemin","sequence":"additional","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amitabh","family":"Das","sequence":"additional","affiliation":[{"name":"AMD, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donald","family":"Matthews","sequence":"additional","affiliation":[{"name":"AMD, Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0069-7971","authenticated-orcid":false,"given":"Santosh","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation, Hilsboro, OR, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9805-5389","authenticated-orcid":false,"given":"Sujoy Sinha","family":"Roy","sequence":"additional","affiliation":[{"name":"Institute of Applied Information Processing and Communications, Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3465481.3465756"},{"key":"ref35","article-title":"Keccak in VHDL: High-speed core","author":"team","year":"2021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3447812"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_21"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609917"},{"key":"ref37","article-title":"Implementation and benchmarking of round 2 candidates in the NIST post-quantum cryptography standardization process using hardware and software\/hardware co-design approaches","volume":"2020","author":"dang","year":"2020","journal-title":"IACR Cryptology ePrint"},{"key":"ref14","first-page":"210","article-title":"A hard crystal - implementing dilithium on reconfigurable hardware","volume":"2021","author":"land","year":"2021","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref36","article-title":"Implementation and benchmarking of round 2 candidates in the NIST post-quantum cryptography standardization process using FPGAs","author":"gaj","year":"2020"},{"key":"ref31","author":"johnson","year":"1995","journal-title":"Continuous Univariate Distributions"},{"key":"ref30","first-page":"159","article-title":"NTT multiplication for NTT-unfriendly rings new speed records for saber and NTRU on cortex-M4 and AVX2","volume":"2021","author":"chung","year":"2021","journal-title":"IACR Trans on CHES"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474139"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3474376.3487278"},{"key":"ref32","article-title":"Where star wars meets star trek: Saber and dilithium on the same polynomial multiplier","volume":"2021","author":"basso","year":"2021","journal-title":"IACR Cryptology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1666-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3106639"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3429983"},{"key":"ref16","first-page":"270","article-title":"A compact and high-performance hardware architecture for crystals-dilithium","volume":"2022","author":"zhao","year":"2022","journal-title":"IACR Trans Cryptogr Hardw Embed Syst"},{"key":"ref38","article-title":"CRYSTALS-KYBER","author":"schwabe","year":"2021"},{"key":"ref19","first-page":"3","article-title":"A constant time full hardware implementation of streamlined NTRU prime","author":"marotzke","year":"2020","journal-title":"Proc Int Conf Smart Card Res Adv Appl"},{"key":"ref18","article-title":"New efficient, constant-time implementations of falcon","volume":"2019","author":"pornin","year":"2019","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.414-460"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.239-280"},{"key":"ref26","article-title":"Status report on the second round of the NIST post-quantum cryptography standardization process","author":"alagic","year":"2020"},{"key":"ref25","article-title":"High-speed hardware architectures and FPGA benchmarking of crystals-kyber, ntru, and saber","volume":"2021","author":"dang","year":"2021","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref20","article-title":"Low-latency VLSI architectures for modular polynomial multiplication via fast filtering and applications to lattice-based cryptography","author":"tan","year":"2021"},{"key":"ref41","first-page":"205","article-title":"Higher-order side-channel protected implementations of keccak","author":"gross","year":"2017","journal-title":"Proc Euromicro Conf Digit System Des"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.17-61"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772859"},{"key":"ref28","article-title":"SABER","author":"basso","year":"2021"},{"key":"ref27","article-title":"CRYSTALS-Dilithium","author":"bai","year":"0"},{"key":"ref29","article-title":"pqm4: Testing and benchmarking NIST PQC ARM Cortex-M4","volume":"2019","author":"kannwischer","year":"2019","journal-title":"IACR Cryptology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-92518-5_11"},{"key":"ref7","article-title":"Compact coprocessor for KEM saber: Novel scalable matrix originated processing","author":"he","year":"0"},{"key":"ref9","first-page":"1","article-title":"Compact domain-specific co-processor for accelerating module lattice-based kem","author":"mera","year":"2020","journal-title":"Proc ACM\/IEEE 57th Des Automat Conf"},{"key":"ref4","article-title":"LAC: Practical ring-LWE based public-key encryption with byte-level modulus","volume":"2018","author":"lu","year":"2018","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.scib.2021.10.017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00032"},{"key":"ref5","first-page":"443","article-title":"High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware","volume":"2020","author":"roy","year":"2020","journal-title":"IACR Trans on CHES"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-21568-2_17"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10122189\/09920009.pdf?arnumber=9920009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T17:32:36Z","timestamp":1685381556000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9920009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,1]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3215064","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,1]]}}}