{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:10:43Z","timestamp":1784301043323,"version":"3.55.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1755733"],"award-info":[{"award-number":["CNS-1755733"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,8,1]]},"DOI":"10.1109\/tc.2023.3248268","type":"journal-article","created":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T18:43:00Z","timestamp":1677177780000},"page":"2293-2305","source":"Crossref","is-referenced-by-count":5,"title":["A Comprehensive Test Pattern Generation Approach Exploiting the SAT Attack for Logic Locking"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6307-8273","authenticated-orcid":false,"given":"Yadi","family":"Zhong","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-8728","authenticated-orcid":false,"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219063"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37963"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.14"},{"key":"ref34","volume":"17","author":"bushnell","year":"2004","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923107"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-58475-7_16"},{"key":"ref14","first-page":"85","article-title":"Improved SAT-based ATPG: More constraints, better compaction","author":"eggersgl\u00fc\u00df","year":"2013","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref36","first-page":"667","article-title":"EST: The new frontier in automatic test-pattern generation","author":"giraldi","year":"1991","journal-title":"Proc Des Automat Conf"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-022-06028-5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE49178.2020.9337734"},{"key":"ref2","year":"2018"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.09.010"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035351"},{"key":"ref38","first-page":"51","article-title":"Lingeling, plingeling and treengeling entering the SAT competition 2013","author":"biere","year":"2013","journal-title":"Proc SAT Competition"},{"key":"ref19","author":"tehranipoor","year":"2011","journal-title":"Introduction to Hardware Security and Trust"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"ref24","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Secur Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11824-6_2"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3240933"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474118"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2850807"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.3233\/FAIA336"},{"key":"ref21","author":"bhunia","year":"2018","journal-title":"Hardware Security A Hands-on Learning Approach"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2893183"},{"key":"ref27","first-page":"76","article-title":"IC activation and user authentication for security-sensitive systems","author":"huang","year":"2008","journal-title":"Proc IEEE Int Workshop Hardware-Oriented Secur Trust"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.238038"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref3","article-title":"TetraMAX II ATPG: Automatic test pattern generation, Synopsys Inc.","year":"2017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1967.264743"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/12\/10177816\/10050787-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10177816\/10050787.pdf?arnumber=10050787","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,31]],"date-time":"2023-07-31T17:28:10Z","timestamp":1690824490000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10050787\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,1]]},"references-count":44,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3248268","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8,1]]}}}