{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T04:57:24Z","timestamp":1777525044887,"version":"3.51.4"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/tc.2023.3278536","type":"journal-article","created":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T17:47:10Z","timestamp":1684777630000},"page":"762-775","source":"Crossref","is-referenced-by-count":19,"title":["Hardware Design of an Advanced-Feature Cryptographic Tile Within the European Processor Initiative"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2538-5440","authenticated-orcid":false,"given":"Pietro","family":"Nannipieri","sequence":"first","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8504-8203","authenticated-orcid":false,"given":"Luca","family":"Crocetti","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5711-432X","authenticated-orcid":false,"given":"Stefano Di","family":"Matteo","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5426-4974","authenticated-orcid":false,"given":"Luca","family":"Fanucci","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6724-4219","authenticated-orcid":false,"given":"Sergio","family":"Saponara","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, University of Pisa, Pisa, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"European processor initiative","year":"2019"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3020777"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3126208"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3460970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC43674.2020.9286164"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387431"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2880236"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964731"},{"key":"ref9","article-title":"OpenSSL","year":"2014"},{"key":"ref10","article-title":"Introducing the rambus CryptoManager root of trust (CMRT)","year":"2018"},{"key":"ref11","article-title":"ARM security technology\u2013Building a secure system using TrustZone technology","year":"2022"},{"key":"ref12","article-title":"TrustZone for cortex-a","year":"2014"},{"key":"ref13","article-title":"TrustZone for Cortex-M","year":"2014"},{"key":"ref14","article-title":"Intel Software Guard Extensions (Intel SGX) \u2013 Developer Guide","year":"2018"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488370"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref17","first-page":"1","article-title":"Innovative technology for CPU based attestation and sealing","volume-title":"Proc. 2nd Int. Workshop Hardware Architectural Support Secur. Privacy","author":"Anati"},{"key":"ref18","article-title":"Product brief - 3rd gen Intel xeon scalable processors","year":"2021"},{"key":"ref19","article-title":"Intel integrated performance primitives cryptography acceleration on 3rd generation Intel xeon processor scalable and 10th gen Intel core processors","year":"2022"},{"key":"ref20","article-title":"BIOS and kernel developer\u2019s guide (BKDG) for AMD family 16h models 30h-3Fh processors","year":"2022"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622875"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3050515"},{"key":"ref23","article-title":"A survey on RISC-V security: Hardware and architecture","author":"Lu","year":"2021"},{"key":"ref24","article-title":"A PUF based hardware authentication scheme for embedded devices","author":"Deutschmann","year":"2018"},{"key":"ref25","article-title":"Building a secure system using NXP secure MCU LPC54S0xx","year":"2019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography4040026"},{"issue":"115\/121","key":"ref27","first-page":"1","article-title":"PUF based challenge response pair for secured authentication","volume":"9","author":"Kumar","year":"2017","journal-title":"Int. J. Circuit Theory Appl."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3129107"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/en14154676"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103444"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/app11083330"},{"issue":"22","key":"ref32","first-page":"1","article-title":"A script-based cycle-true verification framework to speed-up hardware and software co-design: Performance evaluation on ECC accelerator use-case","volume-title":"Electronics","volume":"11","author":"Zulberti","year":"2022"},{"key":"ref33","article-title":"CVA6: A Linux-Capable RISC-V CPU","author":"Group","year":"2020"},{"key":"ref34","article-title":"Ariane 4.2","year":"2019"},{"key":"ref35","article-title":"wolfCrypt","year":"2004"},{"key":"ref36","article-title":"wolfSSL User Manual, version 4.1.0","year":"2019"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.3390\/e24020139"},{"key":"ref38","article-title":"Hardware root of trust: Everything you need to know","year":"2021"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9566862"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2997916"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10880492\/10130378.pdf?arnumber=10130378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T18:41:54Z","timestamp":1739990514000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10130378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3278536","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}