{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:35:47Z","timestamp":1785335747845,"version":"3.55.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"European High Performance Computing Joint Undertaking","award":["101036168"],"award-info":[{"award-number":["101036168"]}]},{"name":"European High Performance Computing Joint Undertaking","award":["101034126"],"award-info":[{"award-number":["101034126"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/tc.2023.3329930","type":"journal-article","created":{"date-parts":[[2023,11,7]],"date-time":"2023-11-07T18:58:18Z","timestamp":1699383498000},"page":"263-277","source":"Crossref","is-referenced-by-count":34,"title":["A High-Performance, Energy-Efficient Modular DMA Engine Architecture"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0326-9676","authenticated-orcid":false,"given":"Thomas","family":"Benz","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4622-4862","authenticated-orcid":false,"given":"Michael","family":"Rogenmoser","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1381","authenticated-orcid":false,"given":"Paul","family":"Scheffler","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5772-6377","authenticated-orcid":false,"given":"Samuel","family":"Riedel","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9924-3536","authenticated-orcid":false,"given":"Alessandro","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5613-9544","authenticated-orcid":false,"given":"Andreas","family":"Kurth","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1333-9797","authenticated-orcid":false,"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[{"name":"Scalable Parallel Computing Laboratory (SPCL), ETH Zurich, Zürich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2889558"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3207134"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/hcs52781.2021.9567038"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066982"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3534962"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/978-3-031-01764-3","volume-title":"A Primer on Memory Consistency and Cache Coherence","volume":"15","author":"Nagarajan","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2200\/s00922ed1v01y201905cac047"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.2200\/s00365ed1v01y201105cac017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3289186"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597922"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.21203\/rs.3.rs-2525734\/v1","article-title":"ControlPULP: A RISC-V on-chip parallel power controller for many-core HPC processors with FPGA-based hardware-in-the-loop power and thermal emulation","author":"Ottaviano","year":"2023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3307796"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HCS49909.2020.9220474"},{"key":"ref15","article-title":"AMBA AXI and ACE protocol specification: AXI3, AXI4, and AXI4-lite ACE and ACE-lite","year":"2022"},{"key":"ref16","article-title":"OBI 1","year":"2020"},{"key":"ref17","article-title":"DesignWare IP solutions for AMBA - AXI DMA controller","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref19","article-title":"AXI-Stream protocol specification","year":"2022"},{"key":"ref20","article-title":"SiFive TileLink specification.\u201d SiFive.","year":"2022"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref22","article-title":"HyperBus$\\rm{{}^{T}M}$TM specification","year":"2019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066883"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67630-2_21"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.243"},{"key":"ref26","article-title":"AXI DMA v7.1 LogiCORE IP product guide","year":"2022"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref28","article-title":"256Mb high bandwidth RPC DRAM","year":"2019"},{"key":"ref29","article-title":"Reduced pin count (RPC\u00ae) DRAM","year":"2022"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.12.009"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2018.08.240"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00017"},{"key":"ref33","article-title":"Antmicro releases FastVDMA open-source resource-light DMA controller","year":"2023"},{"key":"ref34","article-title":"CoreLink\u2122DMA-330 DMA controller.","year":"2022"},{"key":"ref35","article-title":"DMA AXI IP controller","year":"2022"},{"key":"ref36","article-title":"Dmaengine overview \u2013 STM32MPU","year":"2022"},{"key":"ref37","article-title":"DDMA, multi-channel DMA controller IP core from DCD-SEMI","year":"2022"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/patmos.2017.8106971"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2019.8667579"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2011.15"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2014.6775910"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878317"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10372122\/10311078.pdf?arnumber=10311078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T03:42:17Z","timestamp":1705030937000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10311078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":42,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3329930","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}