{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T18:50:00Z","timestamp":1784919000479,"version":"3.55.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tc.2023.3333164","type":"journal-article","created":{"date-parts":[[2023,11,22]],"date-time":"2023-11-22T19:10:36Z","timestamp":1700680236000},"page":"436-450","source":"Crossref","is-referenced-by-count":7,"title":["VALIANT: An EDA Flow for Side-Channel Leakage Evaluation and Tailored Protection"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2922-9517","authenticated-orcid":false,"given":"Rajat","family":"Sadhukhan","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5535-1102","authenticated-orcid":false,"given":"Sayandeep","family":"Saha","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudipta","family":"Paria","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6082-6961","authenticated-orcid":false,"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6499-8346","authenticated-orcid":false,"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.6028\/nist.ir.8114"},{"key":"ref2","first-page":"29","article-title":"The EM side\u2014Channel(s)","volume-title":"Proc. Cryptographic Hardware Embedded Syst. (CHES)","author":"Agrawal","year":"2003"},{"key":"ref3","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"Mangard","year":"2010"},{"key":"ref4","article-title":"Side-channel attacks: Ten years after its publication and the impacts on cryptographic module security testing","volume-title":"Cryptology","author":"Zhou","year":"2005"},{"key":"ref5","first-page":"115","article-title":"A testing methodology for side channel resistance","volume":"7","author":"Goodwill","year":"2011","journal-title":"NIST non-invasive attack testing workshop"},{"key":"ref6","first-page":"188","article-title":"Architecture correlation analysis (ACA): Identifying the source of side-channel leakage at gate-level","volume-title":"Cryptology","author":"Yao"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05826-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254078"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331332"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/360242"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.093"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0080-z"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2819499"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.29007\/mbf3"},{"key":"ref17","first-page":"23","article-title":"PARAM: A microprocessor hardened for power side-channel attack resistance","volume-title":"Proc. IEEE Int. Symp. Hardware Oriented Secur. Trust (HOST)","author":"F","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3383445"},{"key":"ref19","article-title":"Coco: Co-design and co-verification of masked software implementations on CPUs","volume-title":"Cryptology","author":"Gigerl"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-52993-5_11"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.213"},{"key":"ref23","article-title":"Side-channel protection by randomizing look-up tables on reconfigurable hardware: Pitfalls of memory primitives","volume-title":"Cryptology","author":"Sasdrich"},{"key":"ref24","article-title":"Combinational logic design for AES subbyte transformation on masked data","volume-title":"Cryptology","author":"Trichina","year":"2003"},{"key":"ref25","article-title":"Threshold implementations: As countermeasure against higher-order differential power analysis","author":"Bilgin","year":"2015"},{"key":"ref26","article-title":"Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order","volume-title":"Cryptology","author":"Gross"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/359168.359176"},{"key":"ref28","article-title":"GIFT: A small present","volume-title":"Cryptology","author":"Banik"},{"key":"ref29","article-title":"Towards low-energy leakage-resistant authenticated encryption from the duplex sponge construction","volume-title":"Cryptology","author":"Guo"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30574-3_24"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05826-8"},{"key":"ref33","first-page":"115","article-title":"A testing methodology for side-channel resistance validation","volume-title":"Proc. NIST Non-invasive Attack Testing Workshop","volume":"7","author":"Goodwill","year":"2011"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2971153"},{"key":"ref35","article-title":"Composable masking schemes in the presence of physical defaults and the robust probing model","volume-title":"Cryptology","author":"Faust"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545058"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-93820-2"},{"key":"ref38","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-8348-9324-6_22"},{"key":"ref40","article-title":"Pre-silicon architecture correlation analysis (PACA): Identifying and mitigating the source of side-channel leakage at gate-level","volume-title":"Cryptology ePrint Archive","author":"Yao","year":"2021"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10400065\/10325657.pdf?arnumber=10325657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T01:07:27Z","timestamp":1705540047000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10325657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3333164","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}