{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T17:41:28Z","timestamp":1778694088743,"version":"3.51.4"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T00:00:00Z","timestamp":1706745600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,2]]},"DOI":"10.1109\/tc.2023.3334140","type":"journal-article","created":{"date-parts":[[2023,11,20]],"date-time":"2023-11-20T19:12:52Z","timestamp":1700507572000},"page":"495-509","source":"Crossref","is-referenced-by-count":7,"title":["Fast Inner-Product Algorithms and Architectures for Deep Neural Network Accelerators"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6791-3758","authenticated-orcid":false,"given":"Trevor E.","family":"Pogue","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6345-5908","authenticated-orcid":false,"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.435"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970364"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00045"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3058217"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227420"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589350"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2785257"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571790"},{"issue":"1","key":"ref12","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1023\/A:1016676318988","article-title":"A fast algorithm for matrix multiplication and its efficient realization on systolic arrays","volume":"37","author":"Elfimova","year":"2001","journal-title":"Cybern. Syst. Anal."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.8739"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374862"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3289185"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.043191124"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.743408"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2961602"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref20","article-title":"FFIP accelerator implementation","author":"Pogue","year":"2022"},{"key":"ref21","article-title":"Xillybus","year":"2022"},{"key":"ref22","article-title":"Intel Arria 10 SoC development kit.\u201d","year":"2022"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref25","article-title":"UltraScale architecture DSP slice","year":"2022"},{"key":"ref26","article-title":"Intel Arria 10 native fixed point DSP IP core user guide","year":"2022"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3055240"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3160948"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/e24101346"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2884972"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3167022"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3234640"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2941250"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3095283"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3258411"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3055814"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10400065\/10323219.pdf?arnumber=10323219","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T01:07:16Z","timestamp":1705540036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10323219\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3334140","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,2]]}}}