{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:50:36Z","timestamp":1772121036287,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science and Technology Council, Taiwan","award":["MOST 111-2221-E-011-087-MY3"],"award-info":[{"award-number":["MOST 111-2221-E-011-087-MY3"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/tc.2023.3338474","type":"journal-article","created":{"date-parts":[[2023,12,7]],"date-time":"2023-12-07T19:21:33Z","timestamp":1701976893000},"page":"694-707","source":"Crossref","is-referenced-by-count":6,"title":["CDS: Coupled Data Storage to Enhance Read Performance of 3D TLC NAND Flash Memory"],"prefix":"10.1109","volume":"73","author":[{"given":"Wan-Ling","family":"Wu","sequence":"first","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1803-6947","authenticated-orcid":false,"given":"Jen-Wei","family":"Hsieh","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]},{"given":"Hao-Yu","family":"Ku","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2018.00046"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310323"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662443"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714941"},{"key":"ref6","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","volume-title":"Proc. 11th USENIX Conf. File Storage Technol. (FAST)","author":"Zhao","year":"2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357179"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2542215"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406953"},{"key":"ref11","article-title":"BitFlip: A bit-flipping scheme for reducing read latency and improving reliability of flash memory","volume-title":"Proc. IEEE MSST","author":"Wu","year":"2020"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170637"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3446771"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998173"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240240"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2619480"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218631"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582082"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.05.019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194591"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2959318"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1138041.1138043"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2019.000-6"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593130"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"issue":"1","key":"ref30","first-page":"40","article-title":"Error analysis and retention-aware error management for NAND flash memory","volume":"17","author":"Cai","year":"2013","journal-title":"Intel Technol. J."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"ref32","first-page":"1","article-title":"ReFresh SSDs: Enabling high endurance, low cost flash in datacenters","volume-title":"Tech. Rep. CS-2012-05","author":"Mohan","year":"2012"},{"key":"ref33","article-title":"Sentinel cells enabled fast read for NAND flash","volume-title":"Proc. 11th USENIX Workshop Hot Topics Storage File Syst. (HotStorage)","author":"Li","year":"2019"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897706"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3117508"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00050"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/irps48227.2022.9764444"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720454"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3487064"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10431415\/10348024.pdf?arnumber=10348024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T11:30:06Z","timestamp":1707823806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10348024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":39,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2023.3338474","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}