{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T17:27:35Z","timestamp":1780421255363,"version":"3.54.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T00:00:00Z","timestamp":1711929600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1109\/tc.2024.3355779","type":"journal-article","created":{"date-parts":[[2024,1,26]],"date-time":"2024-01-26T18:45:05Z","timestamp":1706294705000},"page":"1180-1189","source":"Crossref","is-referenced-by-count":5,"title":["Achieving DRAM-Like PCM by Trading Off Capacity for Latency"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7927-8405","authenticated-orcid":false,"given":"Irina","family":"Alam","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6188-1134","authenticated-orcid":false,"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357528"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357541"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00012"},{"key":"ref5","article-title":"3D XPoint: A breakthrough in non-volatile memory technology","year":"2021"},{"key":"ref6","article-title":"3D XPoint memory poised to revolutionize system memory and storage","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056042"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.101"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.066"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796655"},{"issue":"4","key":"ref15","first-page":"584","article-title":"Explanation of programming distributions in phase-change memory arrays based on crystallization time statistics","volume-title":"Solid-State Electron.","volume":"52","author":"Mantegazza","year":"2008"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357533"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/icces.2008.4772987"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref21","article-title":"SPEC releases major new CPU benchmark suite","year":"2017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77723-6_3"},{"key":"ref23","first-page":"129","article-title":"CROW: A low-cost substrate for improving DRAM performance, energy efficiency, and reliability","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Hassan","year":"2019"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326797"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"ref27","article-title":"How 3D XPoint phase-change memory works","year":"2017"},{"key":"ref28","article-title":"Benchmarking modern multiprocessors","author":"Bienia","year":"2011"},{"key":"ref29","article-title":"Tutorial: Run PARSEC Benchmarks with gem5","year":"2024"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10470450\/10415342.pdf?arnumber=10415342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T11:25:35Z","timestamp":1711452335000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10415342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4]]},"references-count":29,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3355779","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4]]}}}