{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T17:04:33Z","timestamp":1787504673772,"version":"build-2736575974"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2024,6,1]],"date-time":"2024-06-01T00:00:00Z","timestamp":1717200000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100004837","name":"ERDF A way of making Europe","doi-asserted-by":"publisher","award":["PID2021-123041OB-I00"],"award-info":[{"award-number":["PID2021-123041OB-I00"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"ERDF A way of making Europe","doi-asserted-by":"publisher","award":["PID2021-126576NB-I00"],"award-info":[{"award-number":["PID2021-126576NB-I00"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100012818","name":"CM","doi-asserted-by":"publisher","award":["S2018\/TCS-4423"],"award-info":[{"award-number":["S2018\/TCS-4423"]}],"id":[{"id":"10.13039\/100012818","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1109\/tc.2024.3377890","type":"journal-article","created":{"date-parts":[[2024,3,18]],"date-time":"2024-03-18T17:54:04Z","timestamp":1710784444000},"page":"1472-1485","source":"Crossref","is-referenced-by-count":19,"title":["Big-PERCIVAL: Exploring the Native Use of 64-Bit Posit Arithmetic in Scientific Computing"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0166-834X","authenticated-orcid":false,"given":"David","family":"Mallas\u00e9n","sequence":"first","affiliation":[{"name":"Facultad de Inform&#x00E1;tica, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6769-1200","authenticated-orcid":false,"given":"Alberto A.","family":"Del Barrio","sequence":"additional","affiliation":[{"name":"Facultad de Inform&#x00E1;tica, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0687-3737","authenticated-orcid":false,"given":"Manuel","family":"Prieto-Matias","sequence":"additional","affiliation":[{"name":"Facultad de Inform&#x00E1;tica, Universidad Complutense de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"IEEE Standard for floating-point arithmetic","volume-title":"IEEE Std 754-2019 (Revision of IEEE 754-2008)","year":"2019"},{"key":"ref2","article-title":"BFloat16: The secret to high performance on Cloud TPUs","year":"2023"},{"key":"ref3","article-title":"NVIDIA Blogs: TensorFloat-32 accelerates AI training HPC upto 20x","author":"Kharya","year":"2023"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3187199"},{"key":"ref5","article-title":"PolyBench\/C 4.2","author":"Pouchet","year":"2022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH54963.2022.00017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"key":"ref8","article-title":"Standard for posit arithmetic","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-09779-9_6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00057"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316281"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS50750.2020.9195256"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116196"},{"key":"ref15","article-title":"The rocket chip generator","author":"Asanovi\u0107","year":"2016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref17","article-title":"The Berkeley out-of-order machine (BOOM): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"Celio","year":"2015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.130"},{"key":"ref19","first-page":"8","article-title":"PERC: Posit enhanced rocket chip","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V (CARRV\u201920)","author":"Arunkumar","year":"2020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3446210"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102801"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3120538"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10182007"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-43229-4_26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00069"},{"key":"ref26","article-title":"Leveraging posits for the conjugate gradient linear solver on an application-level RISC-V core","author":"Quintana","year":"2022"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316285"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi170206"},{"key":"ref30","article-title":"Comparing posit and IEEE-754 hardware cost","volume-title":"Apr","author":"Forget","year":"2021"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00053"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786164"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01687-7"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.82"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2529626"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2880742"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-32180-1_11"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP57973.2023.00020"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2012.6489269"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.21105\/joss.05072"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2992113"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3109127"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/77626.79170"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718340"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2807429"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10527219\/10473215.pdf?arnumber=10473215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T00:58:28Z","timestamp":1715302708000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10473215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6]]},"references-count":45,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3377890","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6]]}}}