{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T16:19:25Z","timestamp":1784132365109,"version":"3.55.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1109\/tc.2024.3386060","type":"journal-article","created":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T16:48:40Z","timestamp":1712594920000},"page":"1767-1779","source":"Crossref","is-referenced-by-count":8,"title":["Design, Implementation and Evaluation of a New Variable Latency Integer Division Scheme"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-5955-8378","authenticated-orcid":false,"given":"Marco","family":"Angioli","sequence":"first","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1902-7188","authenticated-orcid":false,"given":"Marcello","family":"Barbirotta","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4495-5960","authenticated-orcid":false,"given":"Abdallah","family":"Cheikh","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4243-1258","authenticated-orcid":false,"given":"Antonio","family":"Mastrandrea","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8453-6536","authenticated-orcid":false,"given":"Francesco","family":"Menichelli","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-8624-4048","authenticated-orcid":false,"given":"Saeid","family":"Jamili","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0214-9904","authenticated-orcid":false,"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[{"name":"Department of Information Engineering, Electronics and Telecommunications (DIET), Sapienza University of Rome, Rome, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LAEDC49063.2020.9073050"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/63039.63042"},{"key":"ref3","first-page":"1","article-title":"The RSA algorithm","author":"Milanov","year":"2009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988796"},{"key":"ref5","article-title":"A high-performance data-dependent hardware integer divider","author":"Trummer","year":"2005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0898-1221(01)00279-6"},{"issue":"2","key":"ref7","first-page":"1251","article-title":"Algorithms for the QR decomposition","volume":"80","author":"Gander","year":"1980","journal-title":"Res. Rep."},{"key":"ref8","article-title":"Variable Precision Floating-Point divide and square root for efficient FPGA implementation of image and signal processing algorithms","author":"Wang","year":"2007"},{"key":"ref9","first-page":"206","article-title":"Space efficient division on FPGAs","volume-title":"Proc. Electron. New Zealand Conf. (EnzCon\u201906)","author":"Bailey","year":"2006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3055735"},{"issue":"9","key":"ref11","first-page":"48","article-title":"Comparative study of different division algorithms for fixed and floating point arithmetic unit for embedded applications","volume":"4","author":"Hongal","year":"2016","journal-title":"Int. J. Comput. Sci. Eng."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00046"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.609274"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2851507"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000451"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/2013\/785281"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2022531"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.924058"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"ref22","volume-title":"Digital Arithmetic","author":"Ercegovac","year":"2004"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSIT.2009.5234956"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294888"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.61"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3050962"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3225975"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME58259.2023.10161944"},{"key":"ref29","volume-title":"Logic and Computer Design Fundamentals","author":"Mano","year":"2015"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714942"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3217861"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS47672.2021.9531809"},{"key":"ref33","article-title":"SC-RSA: Basic and minimal implementation of RSA-32 in C","author":"Torres-Palma","year":"2016"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/10552674\/10494681.pdf?arnumber=10494681","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T15:38:29Z","timestamp":1719329909000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10494681\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3386060","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.170905712.21922755\/v1","asserted-by":"object"}]},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7]]}}}