{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T09:59:10Z","timestamp":1740131950912,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tc.2024.3457734","type":"journal-article","created":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T17:43:19Z","timestamp":1726076599000},"page":"2830-2843","source":"Crossref","is-referenced-by-count":0,"title":["CAPE: Criticality-Aware Performance and Energy Optimization Policy for NCFET-Based Caches"],"prefix":"10.1109","volume":"73","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0908-5894","authenticated-orcid":false,"given":"Divya Praneetha","family":"Ravipati","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4258-5928","authenticated-orcid":false,"given":"Ramanuj","family":"Goel","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M. van","family":"Santen","sequence":"additional","affiliation":[{"name":"Technical University of Munich, TUM School of Computation, Information and Technology, Chair of AI Processor Design, Munich Institute of Robotics and Machine Intelligence, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"Technical University of Munich, TUM School of Computation, Information and Technology, Chair of AI Processor Design, Munich Institute of Robotics and Machine Intelligence, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchit. (MICRO)","author":"Li","year":"2009"},{"key":"ref2","first-page":"1","article-title":"Race to exascale: Opportunities and challenges","volume-title":"Proc. Keynote Annu. IEEE\/ACM 44th Annu. Int. Symp. Microarchit.","author":"Sodani","year":"2011"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/3316781.3317880"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ACCESS.2018.2870916"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/esscirc.2016.7598240"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISLPED.2019.8824802"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCAD.2020.3012644"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2021.3123112"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2023.3285105"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1021\/nl071804g"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IEDM.2017.8268393"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/1594233.1594276"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISLPED.2015.7273489"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TC.2019.2906872"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TC.2016.2647592"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.7873\/DATE.2014.095"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ICCD.2014.6974693"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TC.2014.2349503"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TVLSI.2015.2429587"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/344166.344526"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/ISCA.2001.937453"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISCA.2002.1003572"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/PACT.2002.1106012"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TVLSI.2003.812370"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/1089008.1089009"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ICCD.2013.6657030"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/2756552"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/1254766.1254773"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1145\/2504905"},{"key":"ref30","first-page":"1","article-title":"Dynamic voltage and frequency scaling for shared resources in multicore processor designs","volume-title":"Proc. 50th ACM\/EDAC\/IEEE Des. Automat. Conf. (DAC)","author":"Chen","year":"2013"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1145\/2897394"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/3295500.3356150"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.23919\/SpringSim.2019.8732878"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/ISLPED.2017.8009170"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/VTS50974.2021.9441053"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/irps45951.2020.9128342"},{"year":"2018","author":"Song","article-title":"Experiments with SPEC CPU 2017: Similarity, balance, phase behavior and simpoints","key":"ref37"},{"year":"2024","author":"Ravipati","article-title":"CAPE","key":"ref38"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/TVLSI.2005.844305"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1145\/1952998.1952999"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/10746886\/10677426.pdf?arnumber=10677426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T15:05:48Z","timestamp":1732719948000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10677426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":40,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3457734","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}