{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T11:27:58Z","timestamp":1769858878121,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T00:00:00Z","timestamp":1738368000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,2]]},"DOI":"10.1109\/tc.2024.3500371","type":"journal-article","created":{"date-parts":[[2024,11,18]],"date-time":"2024-11-18T18:53:04Z","timestamp":1731955984000},"page":"597-608","source":"Crossref","is-referenced-by-count":3,"title":["Energy-Delay Efficient Segmented Approximate Adder With Smart Chaining"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7031-2244","authenticated-orcid":false,"given":"Tayebeh","family":"Karimi","sequence":"first","affiliation":[{"name":"Razi University, Kermanshah, Iran"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6681-5814","authenticated-orcid":false,"given":"Arezoo","family":"Kamran","sequence":"additional","affiliation":[{"name":"Razi University, Kermanshah, Iran"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3368102"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3343093"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3216465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2023.3298882"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3228592"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2021.3131850"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"ref10","first-page":"660","article-title":"Inexact designs for approximate low power addition by cell replacement","volume-title":"Proc. Des., Automat. Test Eur. Conf. Exhib. (DATE)","author":"Almurib","year":"2016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-4369-9_28"},{"key":"ref12","first-page":"1","article-title":"SEDA - Single exact dual approximate adders for approximate processors","volume-title":"Proc. 56th ACM\/IEEE Des. Automat. Conf. (DAC)","author":"Jha","year":"2019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/elex.16.20190043"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3131274"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2950067.2950101"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2836918"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484850"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2564699"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2021.107247"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01542-1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05851-7"},{"key":"ref22","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","volume-title":"Proc. 12th Int. Symp. Integr. Circuits","author":"Ning","year":"2009"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062306"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2017.0171"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2881326"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRETELC.1962.5407919"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176685"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355217"},{"key":"ref30","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","volume-title":"Proc. Des., Automat. Test Eur. Conf. Exhib. (DATE)","author":"Hu","year":"2015"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803081"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901060"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/10849950\/10755218.pdf?arnumber=10755218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T19:52:12Z","timestamp":1737661932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10755218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3500371","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2]]}}}