{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:24:34Z","timestamp":1781195074209,"version":"3.54.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tc.2024.3517754","type":"journal-article","created":{"date-parts":[[2024,12,16]],"date-time":"2024-12-16T19:16:19Z","timestamp":1734376579000},"page":"1239-1252","source":"Crossref","is-referenced-by-count":2,"title":["Big-Computing and Little-Storing STT-MRAM PIM Architecture With Charge Domain Based MAC Operation"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5848-1287","authenticated-orcid":false,"given":"Yunho","family":"Jang","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3433-5099","authenticated-orcid":false,"given":"Dongsu","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4563-9806","authenticated-orcid":false,"given":"Yeseul","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-0024","authenticated-orcid":false,"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jetcas.2019.2932285"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45625.2022.10019482"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2020.2965403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993551"},{"key":"ref6","volume-title":"Samsung-Ships-First-Commercial-EMRAM-Product.","author":"Shilov","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351201"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019430"},{"key":"ref9","article-title":"MRAM co-designed processing-in-memory CNN accelerator for mobile and IoT applications","author":"Sun","year":"2018"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993454"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067339"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907886"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586103"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586315"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2762699"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530399"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2995819"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3119180"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468993"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2915822"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3148123"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2749522"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240825"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176595"},{"key":"ref30","first-page":"469","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume-title":"Proc. Automat. Test Eur. Conf. Exhib. (DATE)","author":"Xia","year":"2016"},{"key":"ref31","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref32","first-page":"236","article-title":"Sparse ReRAM engine: Joint exploration of activation and weight sparsity in compressed neural networks","volume-title":"Proc. Int. Symp. Comput. Archit.","author":"Yang","year":"2019"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012250"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2015.O-3-5"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465832"},{"key":"ref37","first-page":"802","article-title":"FloatPIM: In-memory acceleration of deep neural network training with high precision","volume-title":"Proc. Int. Symp. Comput. Archit.,","author":"Imani","year":"2019"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3000218"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201870008"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830340"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/10924434\/10803072.pdf?arnumber=10803072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T04:56:35Z","timestamp":1741841795000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10803072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3517754","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}