{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:40:54Z","timestamp":1783788054861,"version":"3.55.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T00:00:00Z","timestamp":1743465600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100021856","name":"Italian Ministry of Research and University","doi-asserted-by":"publisher","award":["DM1061"],"award-info":[{"award-number":["DM1061"]}],"id":[{"id":"10.13039\/501100021856","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,4]]},"DOI":"10.1109\/tc.2024.3521246","type":"journal-article","created":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T19:13:38Z","timestamp":1734981218000},"page":"1278-1292","source":"Crossref","is-referenced-by-count":5,"title":["A Comprehensive Scan Test Cost Model to Optimize the Production of Very Large SoCs"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4018-3820","authenticated-orcid":false,"given":"Giusy","family":"Iaria","sequence":"first","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0985-9327","authenticated-orcid":false,"given":"Paolo","family":"Bernardi","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0274-5346","authenticated-orcid":false,"given":"Claudia","family":"Bertani","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7553-4839","authenticated-orcid":false,"given":"Lorenzo","family":"Cardone","sequence":"additional","affiliation":[{"name":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3159-4495","authenticated-orcid":false,"given":"Giuseppe","family":"Garozzo","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7959-0784","authenticated-orcid":false,"given":"Vincenzo","family":"Tancorre","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2012.61"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386951"},{"key":"ref3","article-title":"eFlash MCUs multi-temperature coverage maximization and test cost optimization","volume-title":"Proc. Int. Test Conf.","author":"Tancorre","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325213"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3016039"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114507"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.231"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297646"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651891"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.27"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675742"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246604"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301557"},{"key":"ref14","article-title":"OpenRISC","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260996"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2957364"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085420"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968227"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624825"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3001259"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LATS57337.2022.9936975"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224897"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4145-2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS53253.2021.9505067"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/10924434\/10812061.pdf?arnumber=10812061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:50:56Z","timestamp":1749577856000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10812061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tc.2024.3521246","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4]]}}}