{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T15:37:36Z","timestamp":1783438656901,"version":"3.54.6"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T00:00:00Z","timestamp":1746057600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1109\/tc.2025.3533086","type":"journal-article","created":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T13:30:47Z","timestamp":1738330247000},"page":"1482-1494","source":"Crossref","is-referenced-by-count":8,"title":["A Complexity-Effective Local Delta Prefetcher"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3556-2244","authenticated-orcid":false,"given":"Agust\u00edn","family":"Navarro-Torres","sequence":"first","affiliation":[{"name":"Computer Engineering Department, University of Murcia, Murcia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7381-0632","authenticated-orcid":false,"given":"Biswabandan","family":"Panda","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, Indian Institute of Technology Bombay, Mumbai, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4164-5078","authenticated-orcid":false,"given":"Jes\u00fas","family":"Alastruey-Bened\u00e9","sequence":"additional","affiliation":[{"name":"Computer and System Engineering Department, Universidad de Zaragoza, Zaragoza, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5916-7898","authenticated-orcid":false,"given":"Pablo","family":"Ib\u00e1\u00f1ez","sequence":"additional","affiliation":[{"name":"Computer and System Engineering Department, Universidad de Zaragoza, Zaragoza, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5976-1352","authenticated-orcid":false,"given":"V\u00edctor","family":"Vi\u00f1als-Y\u00fafera","sequence":"additional","affiliation":[{"name":"Computer and System Engineering Department, Universidad de Zaragoza, Zaragoza, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5757-1064","authenticated-orcid":false,"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, University of Murcia, Murcia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"The 1st data prefetching championship (DPC-1)","year":"2009"},{"key":"ref2","article-title":"The 2nd data prefetching championship (DPC-2)","year":"2015"},{"key":"ref3","article-title":"Micron dram power calculator","year":"2015"},{"key":"ref4","article-title":"The first championship value prediction","year":"2018"},{"key":"ref5","article-title":"The 3rd data prefetching championship (DPC-3)","year":"2019"},{"key":"ref6","article-title":"ChampSim simulator","year":"2020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086698"},{"key":"ref8","first-page":"462","article-title":"AsmDB: Understanding and mitigating front-end stalls in warehouse-scale computers","volume-title":"Proc. 46th Int. Symp. Comput. Archit. (ISCA)","author":"Ayers","year":"2019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77723-6_3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480114"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358325"},{"key":"ref13","first-page":"1","article-title":"Perceptron-based prefetch filtering","volume-title":"Proc. 46th Int. Symp. Comput. Archit. (ISCA)","author":"Bhatia","year":"2019"},{"key":"ref14","article-title":"Leaking control flow information via the hardware prefetcher","author":"Chen","year":"2021"},{"key":"ref15","article-title":"DDR standards"},{"key":"ref16","article-title":"Inside Intel core microarchitecture and smart memory access","author":"Doweck","year":"2006","journal-title":"Intel Whitepaper"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00027"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183549"},{"key":"ref21","article-title":"Exploiting long-term behavior for improved memory system performance","author":"Jain","year":"2016"},{"key":"ref22","first-page":"247","article-title":"Linearizing irregular memory accesses for improved correlated prefetching","volume-title":"Proc. 46th Int. Symp. Microarchit. (MICRO)","author":"Jain","year":"2013"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3117005"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037701"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00072"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00021"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2547392"},{"key":"ref34","first-page":"1","article-title":"Multi-level adaptive prefetching based on performance gradient tracking","volume":"13","author":"Ramos","year":"2011","journal-title":"J. Instruction-Level Parallelism"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00017"},{"key":"ref36","article-title":"Multi-lookahead offset prefetching","author":"Shakerinava","year":"2019","journal-title":"3rd Data Prefetching Championship"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555766"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref41","article-title":"SPEC CPU2017","year":"2017"},{"key":"ref42","article-title":"UltraSPARC T2 supplement to the ultraSPARC Architecture 2007","author":"Microsystems","year":"2007"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.20"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358300"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322225"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810110"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/10957749\/10859166.pdf?arnumber=10859166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T23:10:18Z","timestamp":1762384218000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10859166\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":46,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3533086","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5]]}}}