{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:29:35Z","timestamp":1767857375598,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tc.2025.3566899","type":"journal-article","created":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T13:54:57Z","timestamp":1746453297000},"page":"2567-2580","source":"Crossref","is-referenced-by-count":1,"title":["Cryo-CACTI: Cryogenic-Aware CACTI for Cache Modeling Down to 10K in Advanced 7nm FinFETs"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0908-5894","authenticated-orcid":false,"given":"Divya Praneetha","family":"Ravipati","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"van Santen","sequence":"additional","affiliation":[{"name":"TUM School of Computation, Information and Technology, Munich Institute of Robotics and Machine Intelligence, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7104-2396","authenticated-orcid":false,"given":"Shivendra Singh","family":"Parihar","sequence":"additional","affiliation":[{"name":"Nanolab, Department of Electrical Engineering, Indian Institute of Technology (IIT), Kanpur, Uttar Pradesh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3356-8917","authenticated-orcid":false,"given":"Yogesh Singh","family":"Chauhan","sequence":"additional","affiliation":[{"name":"Nanolab, Department of Electrical Engineering, Indian Institute of Technology (IIT), Kanpur, Uttar Pradesh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"TUM School of Computation, Information and Technology, Munich Institute of Robotics and Machine Intelligence, Technical University of Munich, Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2737549"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2776256"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2021.3072804"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.735602"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.chip.2023.100082"},{"key":"ref6","first-page":"335","volume-title":"Proc. ACM\/IEEE 47th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Byun"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507749"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2821763"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3097971"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM55494.2023.10102942"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378513"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247824"},{"key":"ref13","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3123112"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3278351"},{"key":"ref16","first-page":"774","article-title":"Cryogenic computer architecture modeling with memory-side case studies","volume-title":"Proc. 46th Int. Symp. Comput. Archit., (ISCA)","author":"Lee","year":"2019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00056"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372075"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772841"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567802"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265065"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2022.3163251"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527417"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/32\/2\/023002"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567747"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2017.7945071"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.555614"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720511"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD54002.2021.9592605"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2017.7993502"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993577"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062967"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046976"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IITC52079.2022.9881293"},{"key":"ref36","article-title":"Experiments with SPEC CPU 2017: Similarity, balance, phase behavior and simpoints","author":"Song","year":"2018"},{"key":"ref37","article-title":"Darknet: Open source neural networks in C","author":"Redmon"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11077790\/10984427.pdf?arnumber=10984427","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T17:43:43Z","timestamp":1752255823000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10984427\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":38,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3566899","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}