{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:36:10Z","timestamp":1767339370082,"version":"3.41.2"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Taishan Scholars Young Expert Project of Shandong Province","award":["tsqn202211215"],"award-info":[{"award-number":["tsqn202211215"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["12271098","12271259"],"award-info":[{"award-number":["12271098","12271259"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tc.2025.3569135","type":"journal-article","created":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T13:46:26Z","timestamp":1747143986000},"page":"2675-2686","source":"Crossref","is-referenced-by-count":1,"title":["Acceleration of Timing-Aware Gate-Level Logic Simulation Through One-Pass GPU Parallelism"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2448-4786","authenticated-orcid":false,"given":"Weijie","family":"Fang","sequence":"first","affiliation":[{"name":"School of Mathematics and Statistics, Fuzhou University, Fuzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8507-9189","authenticated-orcid":false,"given":"Yanggeng","family":"Fu","sequence":"additional","affiliation":[{"name":"College of Computer and Data Science, College of Software, Fuzhou University, Fuzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2983-9921","authenticated-orcid":false,"given":"Jiaquan","family":"Gao","sequence":"additional","affiliation":[{"name":"School of Computer and Electronic Information, Nanjing Normal University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2891-4253","authenticated-orcid":false,"given":"Longkun","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Mathematics and Statistics, Fuzhou University, Fuzhou, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2377-0417","authenticated-orcid":false,"given":"Gregory","family":"Gutin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Royal Holloway, University of London, Egham, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3085-2701","authenticated-orcid":false,"given":"Xiaoyan","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Mathematical Science, Institute of Mathematics, Nanjing Normal University, Nanjing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2576444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2008.4662590"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2464-6"},{"key":"ref5","first-page":"59","article-title":"Logic simulation using graphics processors","author":"Perinkulam","year":"2007","journal-title":"Masters Theses 1911 - February 2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090871"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105404"},{"key":"ref10","first-page":"608","article-title":"Logic simulation acceleration based on GPU","volume-title":"Proc. 18th Int. Conf. Mixed Des. Integr. Circuits Syst.","author":"Zhang","year":"2011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.246"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2312199"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3032343"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900084"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530601"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.85"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2010.26"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-319-71840-8_3","article-title":"Acyclic digraphs, Chapter,","volume-title":"Classes of Directed Graphs.","author":"Gutin","year":"2018"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247907"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970362"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643571"},{"year":"2022","key":"ref24","article-title":"NVIDIA A100 80GB PCIe GPU"},{"year":"2022","key":"ref25","article-title":"NVIDIA H100 tensor core GPU architecture"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2001.93352"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2001.93359"},{"key":"ref28","first-page":"1","article-title":"Problem C: GPU accelerated logic re-simulation","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Des.","author":"Zhang","year":"2020"},{"year":"2021","key":"ref29","article-title":"Value Change Dump"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2612633"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2947511"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218632"},{"article-title":"CUDA math API","year":"2022","author":"Corporation","key":"ref33"},{"year":"2020","key":"ref34","article-title":"RISC-V The free and open RISC instruction set architecture"},{"year":"2020","key":"ref35","article-title":"NVDLA open source project"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11077790\/11003482.pdf?arnumber=11003482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,11]],"date-time":"2025-07-11T17:43:50Z","timestamp":1752255830000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11003482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":35,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3569135","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}