{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:42:34Z","timestamp":1772725354856,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Swiss State Secretariat for Education, Research, and Innovation","award":["SwissChips initiative"],"award-info":[{"award-number":["SwissChips initiative"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tc.2025.3584530","type":"journal-article","created":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T13:37:41Z","timestamp":1751981861000},"page":"3072-3086","source":"Crossref","is-referenced-by-count":2,"title":["AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0326-9676","authenticated-orcid":false,"given":"Thomas","family":"Benz","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9924-3536","authenticated-orcid":false,"given":"Alessandro","family":"Ottaviano","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-0556-7758","authenticated-orcid":false,"given":"Chaoqun","family":"Liang","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Information Engineering (DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7231-9315","authenticated-orcid":false,"given":"Robert","family":"Balas","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7495-6895","authenticated-orcid":false,"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6955-1888","authenticated-orcid":false,"given":"Francesco","family":"Restuccia","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, UC San Diego, San Diego, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6625-9336","authenticated-orcid":false,"given":"Alessandro","family":"Biondi","sequence":"additional","affiliation":[{"name":"Department of Excellence in Robotics & AI, Scuola Superiore Sant’Anna, Pisa, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronic, and Information Engineering (DEI), University of Bologna, Bologna, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MAPT microelectronics and advanced packaging technologies roadmap","year":"2024"},{"key":"ref2","article-title":"Getting ready for next-generation e\/e architecture with zonal compute","author":"Burkacky","year":"2024"},{"key":"ref3","article-title":"Automotive OEMs focus on SDVs, zonal architectures","author":"Mutschler","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3207115"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3475572"},{"key":"ref6","article-title":"The case for an end-to-end automotive-software platform","author":"Fletcher","year":"2024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tvt.2024.3522659"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICKII58656.2023.10332574"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3131347"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3002697"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3124320"},{"key":"ref13","article-title":"A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs","author":"Pagani","year":"2019","journal-title":"Proc. 31st Euromicro Conf. Real-Time Syst. (ECRTS)"},{"issue":"3","key":"ref14","first-page":"786","article-title":"AXI-IC$^{RT}$RT: Towards a real-time AXI-interconnect for highly integrated SoCs","volume":"72","author":"Gray","year":"2023","journal-title":"IEEE Trans. Comput."},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref17","volume-title":"Position Paper, CAST-32A, Multi-Core Processors, Rev 0"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473996"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546511"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992911"},{"key":"ref22","article-title":"AMBA AXI and ACE protocol specification AXI3, AXI4, and AXI4-Lite ACE and ACE-lite","year":"2023"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9308-9"},{"key":"ref24","article-title":"IEC 61508-3: Functional safety of electrical\/electronic\/programmable electronic safety-related SYSTEMS\u2014Part 3: Software requirements"},{"key":"ref25","first-page":"25","article-title":"Towards temporal and spatial isolation in memory hierarchies for mixed-criticality systems with hypervisors","volume-title":"Proc. 19th IEEE Int. Conf. Embedded Real-Time Comput. Syst. IEEE Int. Symp. Spread Spectr. Tech. Appl., 1st Workshop Real-Time Mixed Crit. Syst.","author":"Cilku"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715155"},{"key":"ref27","article-title":"Arm architecture reference manual supplement memory system resource partitioning and monitoring (MPAM) for Armv8-A","year":"2023"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567755"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197343"},{"key":"ref30","first-page":"3:1","article-title":"Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC,\u201d in","volume-title":"Proc. 33rd Euromicro Conf. Real-Time Syst. (ECRTS) (LIPIcs)","volume":"196","author":"Serrano-Cases"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1023\/b:daem.0000003962.54165.5c"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3527225"},{"key":"ref33","first-page":"2:1","article-title":"TACLeBench: A benchmark collection to support worst-case execution time research","volume-title":"Proc. 16th Int. Workshop Worst-Case Execution Time Anal. (WCET 2016) OpenAccess Series in Informatics (OASIcs)","volume":"55","author":"Falk","year":"2016"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00011"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00037"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774515"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2024.107518"},{"key":"ref38","article-title":"ARM watchdog module (SP805) technical reference manual","year":"2024"},{"key":"ref39","article-title":"Enhancing arm SoCs performance with smart monitors","year":"2023"},{"key":"ref40","article-title":"AXI performance monitor v5.0","year":"2017"},{"issue":"19","key":"ref41","first-page":"6313","article-title":"Design of a bus monitor for performance analysis of AXI protocol based SoC systems","volume":"9","author":"Ravi","year":"2014","journal-title":"Int. J. Res. Appl. Sci. Eng. Technol. (IJRASET)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244336"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861341"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682961"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11121311\/11072519.pdf?arnumber=11072519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,11]],"date-time":"2025-08-11T20:46:21Z","timestamp":1754945181000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11072519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":44,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3584530","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}