{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T02:06:55Z","timestamp":1755223615301,"version":"3.43.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2021ZD0114701"],"award-info":[{"award-number":["2021ZD0114701"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/tc.2025.3585345","type":"journal-article","created":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T13:43:50Z","timestamp":1751463830000},"page":"3099-3113","source":"Crossref","is-referenced-by-count":0,"title":["COFFA: A <u>Co<\/u>-Design <u>F<\/u>ramework for <u>F<\/u>used-Grained Reconfigurable <u>A<\/u>rchitecture Towards Efficient Irregular Loop Handling"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-9086-7015","authenticated-orcid":false,"given":"Yuan","family":"Dai","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0657-3653","authenticated-orcid":false,"given":"Xuchen","family":"Gao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-6655","authenticated-orcid":false,"given":"Yunhui","family":"Qiu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-3349-6940","authenticated-orcid":false,"given":"Jingyuan","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8217-142X","authenticated-orcid":false,"given":"Yuhang","family":"Cao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9167-2279","authenticated-orcid":false,"given":"Yiqing","family":"Mao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-1986-2014","authenticated-orcid":false,"given":"Sichao","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-1507-3242","authenticated-orcid":false,"given":"Wenbo","family":"Yin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8322-8079","authenticated-orcid":false,"given":"Wai-Shing","family":"Luk","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-3527","authenticated-orcid":false,"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3614224"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00046"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref4","article-title":"Morpher: An open-source integrated compilation and simulation framework for CGRA","volume-title":"Proc. 5th Workshop Open-Source EDA Technol. (WOSET)","author":"Wijerathne","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00029"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3257504"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2477841"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00042"},{"key":"ref10","first-page":"1395","article-title":"Towards efficient control flow handling in spatial architecture via architecting the control flow plane","volume-title":"Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchitect. (MICRO)","author":"Deng","year":"2023"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2349652"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3121346"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3534933"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3447970"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732309"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00054"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2459316.2459319"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.321"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681452"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/reconfig.2018.8641701"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.72"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00018"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473891"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3189976"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"author":"Wolf","key":"ref30","article-title":"YOSYS open synthesis suite"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3344536"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00066"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137310"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-30966-7_2"},{"key":"ref37","article-title":"Advanced simulation and computing coral-2 benchmarks"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983043"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511791338"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"author":"Hussain","key":"ref41","article-title":"Wavelib implementation of discrete wavelet transform"},{"key":"ref42","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V (CARRV)","author":"Zhao","year":"2020"},{"article-title":"Accelerating edge AI with Morpher: An integrated design, compilation and simulation framework for CGRAs","year":"2023","author":"Wijerathne","key":"ref43"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507772"},{"author":"Bandara","key":"ref45","article-title":"Hycube simulator"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11121311\/11062918.pdf?arnumber=11062918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T05:21:49Z","timestamp":1754976109000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11062918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3585345","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}