{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T22:45:27Z","timestamp":1758149127706,"version":"3.44.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T00:00:00Z","timestamp":1759276800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1109\/tc.2025.3586029","type":"journal-article","created":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T18:05:19Z","timestamp":1753121119000},"page":"3291-3304","source":"Crossref","is-referenced-by-count":0,"title":["RV-CURE: A RISC-V Capability Architecture for Full Memory Safety"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3088-5984","authenticated-orcid":false,"given":"Yonghae","family":"Kim","sequence":"first","affiliation":[{"name":"Security and Privacy Research, Intel Labs, Hillsboro, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8532-1038","authenticated-orcid":false,"given":"Anurag","family":"Kar","sequence":"additional","affiliation":[{"name":"School of Computer Science, Georgia Institute of Technology, Atlanta, GA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0768-384X","authenticated-orcid":false,"given":"Jaewon","family":"Lee","sequence":"additional","affiliation":[{"name":"Architecture Group, MangoBoost, Bellevue, WA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0574-5381","authenticated-orcid":false,"given":"Jaekyu","family":"Lee","sequence":"additional","affiliation":[{"name":"Arm Research, San Jose, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6061-7825","authenticated-orcid":false,"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Computer Science, Georgia Institute of Technology, Atlanta, GA, USA"}]}],"member":"263","reference":[{"year":"2020","key":"ref1","article-title":"Arm\u00aearchitecture reference manual Armv8, for Armv8-A architecture profile"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref4","first-page":"841","article-title":"MTSAN: A feasible and practical memory sanitizer for fuzzing cots binaries","volume-title":"Proc. 32nd USENIX Conf. Secur. Symp. (SEC)","author":"Chen","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304042"},{"key":"ref6","first-page":"807","article-title":"PHMon: A programmable hardware monitor and its security use cases","volume-title":"Proc. 29th USENIX Secur. Symp. (USENIX Secur.)","author":"Delshadtehrani","year":"2020"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346295"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192388"},{"article-title":"RISC-V bit-manipulation a, b, c and s extensions","year":"2017","author":"EmbedDev","key":"ref9"},{"year":"2022","key":"ref10","article-title":"Memory tagging and how it improves C\/C++ memory safety"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3133701"},{"year":"2017","key":"ref12","article-title":"Google queue hardening"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SP54263.2024.00263"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00076"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00082"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.112"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3180990"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00095"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480076"},{"article-title":"Trends, challenges, and strategic shifts in the software vulnerability mitigation landscape","year":"2019","author":"Miller","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237017"},{"year":"2017","key":"ref24","article-title":"Juliet test suite for C\/C++"},{"year":"2015","key":"ref25","article-title":"Hardware-assisted checking using Silicon Secured Memory (SSM)"},{"article-title":"Memory tagging: A memory efficient design","year":"2022","author":"Partap","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527429"},{"year":"2023","key":"ref28","article-title":"RISC-V memory tagging"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3495152"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358299"},{"key":"ref31","first-page":"309","article-title":"AddressSanitizer: A fast address sanity checker","volume-title":"Proc. USENIX Conf. Annu. Tech. Conf. (ATC)","author":"Serebryany","year":"2012"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00068"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00056"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3441835"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.13"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346205"},{"author":"Watson","key":"ref37","article-title":"Cheri C\/C++ programming guide"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00098"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358288"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446761"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"article-title":"SONICBOOM: The 3rd generation Berkeley out-of-order machine","year":"2020","author":"Zhao","key":"ref44"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310777"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11164542\/11087533.pdf?arnumber=11087533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T17:33:45Z","timestamp":1758044025000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11087533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10]]},"references-count":45,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3586029","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2025,10]]}}}