{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T00:20:23Z","timestamp":1760142023496,"version":"build-2065373602"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T00:00:00Z","timestamp":1761955200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Swiss State Secretariat for Education, Research, and Innovation"},{"name":"SwissChips Initiative"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2025,11]]},"DOI":"10.1109\/tc.2025.3603692","type":"journal-article","created":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:30:30Z","timestamp":1756755030000},"page":"3667-3681","source":"Crossref","is-referenced-by-count":0,"title":["TeraPool: A Physical Design Aware, 1024 RISC-V Cores Shared-L1-Memory Scaled-Up Cluster Design With High Bandwidth Main Memory Link"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7508-599X","authenticated-orcid":false,"given":"Yichao","family":"Zhang","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7576-0803","authenticated-orcid":false,"given":"Marco","family":"Bertuletti","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3243-0558","authenticated-orcid":false,"given":"Chi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5772-6377","authenticated-orcid":false,"given":"Samuel","family":"Riedel","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8014-7948","authenticated-orcid":false,"given":"Diyou","family":"Shen","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3371-6270","authenticated-orcid":false,"given":"Bowen","family":"Wang","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4475-5718","authenticated-orcid":false,"given":"Alessandro","family":"Vanelli-Coralli","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (IIS), ETH Zurich, Zurich, Switzerland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN55064.2022.9891914"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/tacl_a_00704"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102561"},{"article-title":"50 Years of Microprocessor Trend Data","year":"2022","author":"Rupp","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102868"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3511094"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2704082"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3140674"},{"key":"ref10","first-page":"1","article-title":"Ramon Space RC64-based AI\/ML inference engine","volume-title":"Proc. Eur. Workshop On-Board Data Process.","author":"Ginosar","year":"2021"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567153"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.14778\/2350229.2350280"},{"year":"2020","key":"ref13","article-title":"NVIDIA A100 Tensor Core GPU Architecture"},{"year":"2023","key":"ref14","article-title":"NVIDIA H100 Tensor Core GPU Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS50636.2020.9241708"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3307796"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658735"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-022-00727-4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17362"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2419655"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00515-3"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3529249"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3211417"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2906869"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2024.3365354"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MIPRO.2014.6859580"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3329930"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.308"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761646"},{"key":"ref32","first-page":"27","volume-title":"A Qualitative Approach to Many-Core Architecture","author":"de Dinechin","year":"2021"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2016.7500697"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061912"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00061"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00070"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11197705\/11145329.pdf?arnumber=11145329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T05:19:13Z","timestamp":1760073553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11145329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3603692","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2025,11]]}}}