{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:02:12Z","timestamp":1779202932810,"version":"3.51.4"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key R&D Program of China","award":["2023YFB4403500"],"award-info":[{"award-number":["2023YFB4403500"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274106"],"award-info":[{"award-number":["62274106"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2026,1]]},"DOI":"10.1109\/tc.2025.3627945","type":"journal-article","created":{"date-parts":[[2025,11,3]],"date-time":"2025-11-03T18:44:20Z","timestamp":1762195460000},"page":"350-364","source":"Crossref","is-referenced-by-count":1,"title":["TPDA-DRAM: A Variation-Aware DRAM Improving System Performance via In-Situ Timing Margin Detection and Adaptive Mitigation"],"prefix":"10.1109","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0736-5697","authenticated-orcid":false,"given":"Yuxuan","family":"Qin","sequence":"first","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9954-9025","authenticated-orcid":false,"given":"Chuxiong","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1544-9084","authenticated-orcid":false,"given":"Guoming","family":"Rao","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5556-9616","authenticated-orcid":false,"given":"Ling","family":"Yang","sequence":"additional","affiliation":[{"name":"Beijing Design Center of Analog Devices, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7831-526X","authenticated-orcid":false,"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7753-644X","authenticated-orcid":false,"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","year":"2001","journal-title":"128M DDR SDRAM K4D263238M"},{"key":"ref2","year":"2024","journal-title":"DDR5 SDRAM (JESD79-5C)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853217"},{"key":"ref6","first-page":"129","article-title":"CROW: A low-cost substrate for improving DRAM performance, energy efficiency, and reliability","volume-title":"Proc. 46th Int. Symp. Comput. Archit. (ISCA)","author":"Hassan","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474184"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2964791.2901453"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3238292"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.962294"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656228"},{"key":"ref19","year":"2012","journal-title":"DDR4 SDRAM (JESD79-4B)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3676966"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2512863"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070966"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323203"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"ref32","article-title":"Micron\u00ae DDR5: Key module features","year":"2023"},{"key":"ref33","year":"2018","journal-title":"Graphics Double Data Rate (GDDR6) SDRAM Standard (JESD250B)"},{"key":"ref34","article-title":"Predictive technology model","year":"2020"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488762"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref39","article-title":"DRAMPower: Open-source DRAM power & energy estimation tool","author":"Chandrasekar"},{"key":"ref40","article-title":"SPEC CPU2006"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3366708"},{"key":"ref42","article-title":"Memory Scheduling Championship (MSC)","year":"2022"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-016-0473-y"},{"key":"ref44","article-title":"CACTI 6.0: A tool to model large caches","author":"Muralimanohar","year":"2009"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11296746\/11224504.pdf?arnumber=11224504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T07:13:52Z","timestamp":1766128432000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11224504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1]]},"references-count":44,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3627945","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1]]}}}