{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T21:35:34Z","timestamp":1770932134299,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62372109"],"award-info":[{"award-number":["62372109"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Fujian Natural Science Funds","award":["2023J06017"],"award-info":[{"award-number":["2023J06017"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1109\/tc.2025.3644353","type":"journal-article","created":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:45:19Z","timestamp":1765997119000},"page":"971-986","source":"Crossref","is-referenced-by-count":0,"title":["Parallel Delay-Driven Layer Assignment Leveraging Hierarchical Task Graph Modeling for Advanced Technology Nodes"],"prefix":"10.1109","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-9375-9207","authenticated-orcid":false,"given":"Zepeng","family":"Li","sequence":"first","affiliation":[{"name":"College of Computer and Data Science, Fuzhou University, Fuzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2972-8770","authenticated-orcid":false,"given":"Zhen","family":"Zhuang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3099-4371","authenticated-orcid":false,"given":"Genggeng","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer and Data Science, Fuzhou University, Fuzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7533-2497","authenticated-orcid":false,"given":"Wen-Hao","family":"Liu","sequence":"additional","affiliation":[{"name":"NVIDIA, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7348-5625","authenticated-orcid":false,"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3435-0418","authenticated-orcid":false,"given":"Ting-Chi","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"COALA: Concurrently assigning wire segments to layers for 2D global routing","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Des.","author":"Jiang","year":"2020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858365"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043728"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061590"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.112"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2970706"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417533"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3104255"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.42135"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2102780"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473939"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617851"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2695889"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514969"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235124"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722248"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404871"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116269"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3100296"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-15-2414-1_37"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942105"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652221"},{"key":"ref26","first-page":"194","article-title":"A parallel integer programming approach to global routing","volume-title":"Proc. Des. Automat. Conf.","author":"Wu","year":"2010"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3035787"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681758"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105345"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3217668"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184281"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"ref35","first-page":"1","article-title":"Routability-driven placement for hierarchical mixed-size circuit designs","volume-title":"Proc. Des. Automat. Conf.","author":"Hsu","year":"2013"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11392777\/11301762.pdf?arnumber=11301762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,12]],"date-time":"2026-02-12T20:58:57Z","timestamp":1770929937000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11301762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":35,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tc.2025.3644353","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3]]}}}