{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:38Z","timestamp":1787012858680,"version":"build-2736575974"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tc.2026.3662141","type":"journal-article","created":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T20:47:58Z","timestamp":1770410878000},"page":"1966-1977","source":"Crossref","is-referenced-by-count":1,"title":["SPID: Spike-Based Dynamic Data Placement over Heterogeneous DRAM\/NVM Systems"],"prefix":"10.1109","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8116-3503","authenticated-orcid":false,"given":"Manolis","family":"Katsaragakis","sequence":"first","affiliation":[{"name":"Microprocessors and Digital Systems Laboratory of Electrical and Computer Engineering, National Technical University of Athens (NTUA), Zografou, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aristotelis","family":"Grivas","sequence":"additional","affiliation":[{"name":"Microprocessors and Digital Systems Laboratory of Electrical and Computer Engineering, National Technical University of Athens (NTUA), Zografou, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"Microprocessors and Digital Systems Laboratory of Electrical and Computer Engineering, National Technical University of Athens (NTUA), Zografou, Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/app10030999"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1557\/s43577-021-00204-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC56025.2022.00022"},{"key":"ref5","first-page":"1","article-title":"NVM-based energy and cost efficient HPC clusters","volume-title":"Proc. Int. Symp. Memory Syst.","author":"Patil","year":"2025"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.14778\/3352063.3352141"},{"key":"ref7","article-title":"Google cloud and Intel optane DCPM."},{"key":"ref8","article-title":"NVM market."},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3709667"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314650"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446745"},{"key":"ref12","first-page":"236","article-title":"PARL: Page allocation in hybrid main memory using reinforcement learning","author":"Karimov"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3533855"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3205320"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774666"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00098"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3368826.3377922"},{"key":"ref19","article-title":"Valgrind","year":"2024"},{"key":"ref20","article-title":"Scalene: Scripting-language aware profiling for Python","author":"Berger","year":"2020"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3736174"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER59578.2024.00040"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2973134"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993509"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10572-7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250746"},{"key":"ref27","article-title":"Extrae","year":"2024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3570361.3592503"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3009432"},{"key":"ref30","first-page":"7:1","article-title":"Adjacent LSTM-based page scheduling for hybrid DRAM\/NVM memory systems","volume-title":"Proc. 14th Workshop Parallel Program. Run-Time Manage. Techn. Many-Core Archit. 12th Workshop Des. Tools Archit. Multicore Embedded Comput. Platforms (PARMA-DITAM)","author":"Katsaragakis","year":"2023"},{"key":"ref31","first-page":"72","article-title":"The parsec benchmark suite: Characterization and architectural implications","volume-title":"Proc. 17th Int. Conf. Parallel Archit. Compilation Techn.","author":"Bienia","year":"2008"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref33","article-title":"Coral-2 benchmarks","year":"2023"},{"issue":"3","key":"ref34","first-page":"211","article-title":"Interval tree and its applications","volume":"11","author":"Pal","year":"2009","journal-title":"Adv. Model. Optim."},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PyHPC.2016.008"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1932682.1869477"},{"key":"ref37","article-title":"Memkind: Memory kind detection and management library \u2013 Manual page","author":"Corporation","year":"2024"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/hpca53966.2022.00073"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3127148"},{"key":"ref41","article-title":"Intel optane persistent memory 100 Series 256gb module \u2013 Specifications","author":"Corporation","year":"2020"},{"key":"ref42","article-title":"Intel 2nd generation Xpoint memory","year":"2020"},{"key":"ref43","article-title":"Part number decoder for DDR4 modules","author":"Technology","year":"2020"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11477952\/11373576.pdf?arnumber=11373576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T19:44:55Z","timestamp":1775763895000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11373576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":43,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2026.3662141","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}