{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T03:06:36Z","timestamp":1784257596773,"version":"3.55.0"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T00:00:00Z","timestamp":1777593600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Zhejiang Provincial Key R&D Program","award":["2025C01071"],"award-info":[{"award-number":["2025C01071"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1109\/tc.2026.3662915","type":"journal-article","created":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T21:04:40Z","timestamp":1770757480000},"page":"1863-1877","source":"Crossref","is-referenced-by-count":2,"title":["FeFET-Based Analog In-Memory Computing With Inherent Shift-and-Add Capability"],"prefix":"10.1109","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3910-5921","authenticated-orcid":false,"given":"Zeyu","family":"Yang","sequence":"first","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3196-4203","authenticated-orcid":false,"given":"Qingrong","family":"Huang","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0885-2748","authenticated-orcid":false,"given":"Yu","family":"Qian","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0766-2422","authenticated-orcid":false,"given":"Jiahao","family":"Cai","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7319-9570","authenticated-orcid":false,"given":"Min","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Translational Medicine, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3628-3431","authenticated-orcid":false,"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"College of Engineering, University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4672-8676","authenticated-orcid":false,"given":"Thomas","family":"K\u00e4mpfe","sequence":"additional","affiliation":[{"name":"Center Nanoelectronic Technologies, Fraunhofer IPMS, Dresden, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1830-606X","authenticated-orcid":false,"given":"Zheyu","family":"Yan","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2610-7522","authenticated-orcid":false,"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"College of Integrated Circuits, Zhejiang University, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062958"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.abj9979"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3204515"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-46640-x"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3492994"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365769"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3200515"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00676-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3548871"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655989"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731670"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00492-7"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342199"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3216558"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3049844"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372124"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492479"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3336379"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-023-42110-y"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3050715"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202100258"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202200428"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2994896"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3493000"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.3031308"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3118645"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.3389\/felec.2022.833260"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2930284"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3345346"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655990"},{"key":"ref44","first-page":"252","article-title":"An 89 TOPS\/W and 16.3 TOPS\/MM 2 all-digital SRAM-based full-precision compute-in memory macro in 22nm for machine-learning edge applications","volume-title":"Proc. IEEE ISSCC","author":"Chihet","year":"2021"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11477952\/11389199.pdf?arnumber=11389199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T19:44:51Z","timestamp":1775763891000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11389199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5]]},"references-count":44,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tc.2026.3662915","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5]]}}}