{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T05:28:58Z","timestamp":1786426138589,"version":"build-2736575974"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Resilience and Recovery Plan"},{"name":"National Center for HPC"},{"name":"Big Data and Quantum Computing"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1109\/tc.2026.3702572","type":"journal-article","created":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T20:01:29Z","timestamp":1781121689000},"page":"3212-3225","source":"Crossref","is-referenced-by-count":0,"title":["A Software-Based Fault Tolerance Mechanism for Matrix Multiplication Operations in Tensor Cores"],"prefix":"10.1109","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5206-3757","authenticated-orcid":false,"given":"Robert","family":"Limas Sierra","sequence":"first","affiliation":[{"name":"Politecnico di Torino","place":["Turin, Italy"],"department":["Department of Control and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6852-2372","authenticated-orcid":false,"given":"Juan-David","family":"Guerrero-Balaguera","sequence":"additional","affiliation":[{"name":"Politecnico di Torino","place":["Turin, Italy"],"department":["Department of Control and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-5624","authenticated-orcid":false,"given":"Josie E. Rodriguez","family":"Condia","sequence":"additional","affiliation":[{"name":"Politecnico di Torino","place":["Turin, Italy"],"department":["Department of Control and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2899-7669","authenticated-orcid":false,"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[{"name":"Politecnico di Torino","place":["Turin, Italy"],"department":["Department of Control and Computer Engineering"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3113475"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3152217"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3493229.3493305"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2023.3288520"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2022.3214430"},{"key":"ref7","article-title":"Train spotting: Startup gets on track with AI and NVIDIA Jetson to ensure safety, cost savings for railways","year":"2024"},{"key":"ref8","article-title":"ISO 26262-5:2018\u2014Road vehicles\u2014Functional safety \u2014 Part 5: Product development at the hardware level","year":"2024"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45625.2022"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731146"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ITC51656.2023.00056"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3285094"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"ref14","article-title":"Silent data corruptions at scale","author":"Dixit","year":"2021"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2977583"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50671.2022.00065"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3101922"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3555776.3577610"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2016.7549404"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2252625"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476184"},{"key":"ref23","article-title":"CUDA Pro tip: Minimize the tail effect","year":"2024"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00016"},{"key":"ref25","article-title":"Generalized acceleration of matrix multiply accumulate operations","author":"Boswell","year":"2019","journal-title":"US Pat. Trademark Office"},{"key":"ref26","article-title":"Implementing Strassen\u2019s algorithm with cutlass on Nvidia Volta GPUs","author":"Huang","year":"2018"},{"key":"ref27","first-page":"11","article-title":"Programming tensor cores: Native Volta tensor cores with cutlass","author":"Kerr","year":"2019","journal-title":"Proc. NVIDIA GPU Tech Conf. (GTC)"},{"key":"ref28","article-title":"Introducing AMD CDNA\u2122 3 architecture","year":"2024"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895477"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895631"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000093"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3715327"},{"key":"ref33","article-title":"GitHub - NVIDIA Corporation: Source Code Examples from the Parallel Forall Blog","year":"2024"},{"key":"ref34","article-title":"Range Profiler","year":"2024"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330373"},{"key":"ref36","article-title":"Jetson AGX Orin developer kit user guide","year":"2024"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00041"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607086"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER59578.2024.00022"},{"key":"ref41","article-title":"Efficient GEMM in CUTLASS","year":"2025"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3248282"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2021.3063083"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ETS56758.2023.10174176"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3687483"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/12\/11647259\/11557079.pdf?arnumber=11557079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T04:52:41Z","timestamp":1786423961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11557079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":45,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tc.2026.3702572","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"value":"0018-9340","type":"print"},{"value":"1557-9956","type":"electronic"},{"value":"2326-3814","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,9]]}}}