{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:51:26Z","timestamp":1694627486829},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1983,4,1]],"date-time":"1983-04-01T00:00:00Z","timestamp":418003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1983,4]]},"DOI":"10.1109\/tcad.1983.1270023","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"70-82","source":"Crossref","is-referenced-by-count":11,"title":["A New Automatic Logic Interconnection Verification System for VLSI Design"],"prefix":"10.1109","volume":"2","author":[{"given":"T.","family":"Watanabe","sequence":"first","affiliation":[]},{"family":"Makoto Endo","sequence":"additional","affiliation":[]},{"given":"N.","family":"Miyahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/321958.321963"},{"key":"ref11","first-page":"641","article-title":"A fast algorithm for testing graph isomorphism","author":"kubo","year":"1979","journal-title":"Int Symp Circuits and Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11120-4_3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/367766.368168"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1287\/opre.17.3.395"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/321921.321925"},{"key":"ref16","first-page":"73","article-title":"A subnanosecond 12K gate bipolar 32-bit VLSI processor","author":"sugiyama","year":"1981","journal-title":"Custom Integrated Circuits Conf"},{"key":"ref4","first-page":"669","article-title":"An interconnection check algorithm for mask pattern","author":"aritoyo","year":"1979","journal-title":"Int Symp Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600151"},{"key":"ref6","article-title":"PANAMAP-1: A mask pattern analysis program for IC\/LSI-Centerline extraction and resistance calculation-","author":"ozaki","year":"1980","journal-title":"Int Symp Circuits and Systems"},{"key":"ref5","first-page":"858","article-title":"A mask pattern analysis system for LSI (PAS-1)","author":"yamada","year":"1979","journal-title":"Int Symp Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/321556.321562"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600092"},{"key":"ref1","first-page":"412","article-title":"Technology independent design rule checker","author":"alexander","year":"1978","journal-title":"3rd USA-Japan Computer Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/321765.321766"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28424\/01270023.pdf?arnumber=1270023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:40Z","timestamp":1638200380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270023\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,4]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1983,4]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1983.1270023","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1983,4]]}}}