{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,22]],"date-time":"2023-10-22T05:12:29Z","timestamp":1697951549174},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1983,7,1]],"date-time":"1983-07-01T00:00:00Z","timestamp":425865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1983,7]]},"DOI":"10.1109\/tcad.1983.1270030","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"129-134","source":"Crossref","is-referenced-by-count":25,"title":["Delay-Time Modeling for ED MOS Logic LSI"],"prefix":"10.1109","volume":"2","author":[{"given":"T.","family":"Tokuda","sequence":"first","affiliation":[]},{"given":"K.","family":"Okazaki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sakashita","sequence":"additional","affiliation":[]},{"given":"I.","family":"Ohkura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Enomoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800153.804937"},{"key":"ref3","first-page":"700","article-title":"MOTIS-C: A new circuit simulator for MOS LSI circuits","author":"fan","year":"0","journal-title":"Proc ISCAS-1977"},{"key":"ref10","first-page":"953","article-title":"A new exact delay logic simulation for ED MOS LSI","author":"ohkura","year":"1980","journal-title":"Proc ICC 1980"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/800260.809020"},{"key":"ref5","first-page":"68","article-title":"F\/logic-An interactive fault and logic simulation for digital circuits","author":"wilcox","year":"1976","journal-title":"Proc 13th Design Automation Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585310"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1294","DOI":"10.1109\/PROC.1969.7235","article-title":"computer modeling of logic modules under consideration of delay and waveshaping","volume":"57","author":"koehler","year":"1969","journal-title":"Proceedings of the IEEE"},{"key":"ref2","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref9","article-title":"Design theory of ED-MOS-IC","volume":"55 c","author":"hayashi","year":"1972","journal-title":"Trans IECE Japan"},{"key":"ref1","year":"0","journal-title":"ASTAP General Information Manual"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28425\/01270030.pdf?arnumber=1270030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:40Z","timestamp":1638218380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,7]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1983,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1983.1270030","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1983,7]]}}}