{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:51:28Z","timestamp":1694627488064},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1983,7,1]],"date-time":"1983-07-01T00:00:00Z","timestamp":425865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1983,7]]},"DOI":"10.1109\/tcad.1983.1270031","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"135-145","source":"Crossref","is-referenced-by-count":6,"title":["Defining and Implementing a Multilevel Design Representation with Simulation Applications"],"prefix":"10.1109","volume":"2","author":[{"given":"D.E.","family":"Thomas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Nestor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"hafer","year":"1981","journal-title":"Automating data-memory synthesis A formal method for the specification analysis and design of registertransfer level digital logic"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585398"},{"key":"ref12","author":"kowalski","year":"1982","journal-title":"The VLSI design automation assistant A research proposal"},{"key":"ref13","author":"leive","year":"1981","journal-title":"The design implementation and analysis of an automated logic synthesis and module selection system"},{"key":"ref14","author":"nagle","year":"1980","journal-title":"Automated design of digital-system control sequencers from register-transfer specifications"},{"key":"ref15","author":"cloutier","year":"1980","journal-title":"Control allocation The automated design of digital controllers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600139"},{"key":"ref17","author":"leive","year":"1980","journal-title":"The CMU design automation system The SYN-NER's salvation"},{"key":"ref18","author":"vasantharajan","year":"1982","journal-title":"Design and implementation of a VT-based multi-level representation"},{"key":"ref19","author":"barbacci","year":"1979","journal-title":"The register transfer machine"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804524"},{"key":"ref3","first-page":"272","article-title":"SABLE: A tool for generating structured multilevel simulation","author":"hill","year":"1979","journal-title":"Proc 1979 Design Automation Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085036"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.12161"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.6312154"},{"key":"ref7","author":"lertola","year":"1981","journal-title":"Design and implementation of a hardware synthesis design aid"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084694"},{"key":"ref1","first-page":"1032","article-title":"An activity-directed circuit simulation algorithm","author":"sakallah","year":"1980","journal-title":"Proc IEEE ICCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585172"},{"key":"ref20","author":"barbacci","year":"1980","journal-title":"An ISPS simulator"},{"key":"ref22","author":"aho","year":"1977","journal-title":"Principles of Compiler Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1499402.1499432"},{"key":"ref23","author":"nestor","year":"1981","journal-title":"Timing abstraction using multi-level design representation"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28425\/01270031.pdf?arnumber=1270031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:40Z","timestamp":1638200380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,7]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1983,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1983.1270031","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1983,7]]}}}