{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:50:27Z","timestamp":1694627427095},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1983,10,1]],"date-time":"1983-10-01T00:00:00Z","timestamp":433814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1983,10]]},"DOI":"10.1109\/tcad.1983.1270049","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"313-321","source":"Crossref","is-referenced-by-count":6,"title":["A New Global Router for Gate Array LSIsi"],"prefix":"10.1109","volume":"2","author":[{"given":"S.","family":"Tsukiyama","sequence":"first","affiliation":[]},{"given":"I.","family":"Harada","sequence":"additional","affiliation":[]},{"given":"M.","family":"Fukui","sequence":"additional","affiliation":[]},{"given":"I.","family":"Shirakawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"458","article-title":"Efficient placement and routing technique for masterslice LSI","author":"shiraishi","year":"1980","journal-title":"Proc 17th DA Conf"},{"key":"ref3","first-page":"470","article-title":"Automatic layout algorithms for masterslice LSI","author":"yoshizawa","year":"1979","journal-title":"Proc IEEE ISCAS"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(74)90003-9"},{"key":"ref6","first-page":"298","article-title":"The chip layout problem: An automatic wiring procedure","author":"chen","year":"1977","journal-title":"Proc 14th DA Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref5","first-page":"399","article-title":"LTX?A system for the directed automatic design of LSI circuits","author":"persky","year":"1976","journal-title":"Proc 13th DA Conf"},{"key":"ref8","first-page":"55","author":"fukui","year":"1983","journal-title":"A routing system for master slice LSI"},{"key":"ref7","first-page":"61","author":"harada","year":"1983","journal-title":"An automatic layout system for master slice LSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051126"},{"key":"ref9","first-page":"343","article-title":"Min-cut placement","volume":"1","author":"breuer","year":"1977","journal-title":"J DA and FTC"},{"key":"ref1","first-page":"245","article-title":"Placement and routing program for masterslice LSI's","author":"kamikawa","year":"1976","journal-title":"Proc 13th DA Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28426\/01270049.pdf?arnumber=1270049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:40Z","timestamp":1638218380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,10]]},"references-count":11,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1983,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1983.1270049","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1983,10]]}}}