{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:50:52Z","timestamp":1694627452185},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1984,4,1]],"date-time":"1984-04-01T00:00:00Z","timestamp":449625600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1984,4]]},"DOI":"10.1109\/tcad.1984.1270068","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"142-149","source":"Crossref","is-referenced-by-count":6,"title":["PART: Programmable Array Testing Based on a Partitioning Algorithm"],"prefix":"10.1109","volume":"3","author":[{"given":"F.","family":"Somenzi","sequence":"first","affiliation":[]},{"family":"Silvano Gai","sequence":"additional","affiliation":[]},{"given":"M.","family":"Mezzalama","sequence":"additional","affiliation":[]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.241.0015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585544"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/T-C.1970.222967","article-title":"recursive operators for prime implicant and irredundant normal form determination","volume":"c 19","author":"morreale","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"ref13","first-page":"42","article-title":"A comparison of logic minimization strategies using ESPRESSO: an APL program package for partitioned logic minimization","author":"brayton","year":"1982","journal-title":"Proc 1982 Int Symp Circuits and Systems"},{"key":"ref4","year":"0","journal-title":"High density logic array"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085039"},{"key":"ref6","author":"roth","year":"1980","journal-title":"Computer Logic Testing and Verification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809200"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TC.1979.1675429","article-title":"Fault analysis and test generation for programmable logic arravs (PLA's)","volume":"c 28","author":"hong","year":"1979","journal-title":"IEEE Trans Comput"},{"key":"ref7","author":"sangiovanni-vincentelli","year":"0","journal-title":"private communication"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.241.0023"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0098"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675264"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28428\/01270068.pdf?arnumber=1270068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:41Z","timestamp":1638218381000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,4]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1984,4]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1984.1270068","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1984,4]]}}}