{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:13:33Z","timestamp":1774800813221,"version":"3.50.1"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1984,7,1]],"date-time":"1984-07-01T00:00:00Z","timestamp":457488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1984,7]]},"DOI":"10.1109\/tcad.1984.1270072","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"172-177","source":"Crossref","is-referenced-by-count":2,"title":["A Hierarchical Standard Cell Approach for Custom VLSI Design"],"prefix":"10.1109","volume":"3","author":[{"given":"T.","family":"Tokuda","sequence":"first","affiliation":[]},{"given":"J.","family":"Korematsu","sequence":"additional","affiliation":[]},{"given":"O.","family":"Tomisawa","sequence":"additional","affiliation":[]},{"given":"S.","family":"Asai","sequence":"additional","affiliation":[]},{"given":"I.","family":"Ohkura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Enomoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270030"},{"key":"ref3","first-page":"953","article-title":"A new exact delay logic simulation for ED MOS LSI","author":"ohkura","year":"1980","journal-title":"Proc 1980 ICCC"},{"key":"ref6","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuit"},{"key":"ref5","first-page":"102","article-title":"16b CPU design by a hierarchical polycell approach","author":"tokuda","year":"1982","journal-title":"Proc IEEE ICC 1982"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/800153.804937"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585452"},{"key":"ref1","first-page":"516","article-title":"An integrated custom VLSI design system","author":"sato","year":"1982","journal-title":"Proc IEEE ICC 1982"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28429\/01270072.pdf?arnumber=1270072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:41Z","timestamp":1638200381000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,7]]},"references-count":7,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1984,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1984.1270072","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1984,7]]}}}