{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:44:53Z","timestamp":1742633093965},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1985,1,1]],"date-time":"1985-01-01T00:00:00Z","timestamp":473385600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,1]]},"DOI":"10.1109\/tcad.1985.1270093","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"3-11","source":"Crossref","is-referenced-by-count":32,"title":["Automatic Design for Testability Via Testability Measures"],"prefix":"10.1109","volume":"4","author":[{"family":"Ting-Hua Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.A.","family":"Breuer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585245"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600103"},{"key":"ref13","author":"harrison","year":"1972","journal-title":"private communication"},{"key":"ref14","first-page":"49","article-title":"Testability measures","author":"keiner","year":"1977","journal-title":"Proc Int Automatic Test Conf"},{"key":"ref15","first-page":"552","article-title":"Internal testing of an 8-bit single chip CMOS\/SOS microcomputer using an electron beam tester","author":"koike","year":"1982","journal-title":"Proc ICCC"},{"key":"ref16","first-page":"310","article-title":"Testability analysis","author":"kovijanic","year":"1979","journal-title":"Proc Semiconductor Test Conf"},{"key":"ref17","first-page":"298","article-title":"A testability measure for hybrid circuits","author":"longendorfer","year":"1979","journal-title":"Proc Semiconductor Test Conf"},{"key":"ref18","author":"mcbride","year":"1973","journal-title":"Factorization in large-scale linear programming"},{"key":"ref19","author":"oklobdzija","year":"1982","journal-title":"Design for testability of VLSI structures through the use of circuit techniques"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1109\/T-ED.1979.19459","article-title":"electron-beam testing of vlsi circuits","volume":"26","author":"wolfgang","year":"1979","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref4","first-page":"305","article-title":"TEST\/80?A proposal for an advanced automatic test generation system","author":"breuer","year":"1979","journal-title":"Proc Int Automatic Test Conf"},{"key":"ref27","doi-asserted-by":"crossref","DOI":"10.21236\/ADA096310","author":"susskind","year":"1981","journal-title":"Testability and reliability of LSI"},{"key":"ref3","first-page":"57","author":"breuer","year":"1978","journal-title":"Computer Aided Design of Digital Electronic Circuits"},{"key":"ref6","first-page":"113","article-title":"A testability measure","author":"dussault","year":"1978","journal-title":"Proc Semiconductor Test Conf"},{"key":"ref5","author":"consolla","year":"1980","journal-title":"An objective printed circuit board testability design guide and rating system"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1287\/opre.17.3.437"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1137\/1009031"},{"key":"ref2","year":"1977","journal-title":"TEST\/80?An Advanced ATG System for Digital Circuits"},{"key":"ref9","author":"goldstein","year":"1978","journal-title":"Controllability\/Observability Analysis of Digital Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1981.0055"},{"key":"ref20","first-page":"198","article-title":"Testability enhancement for VLSI using circuit structures","author":"oklobdzija","year":"1982","journal-title":"Proc ICCC"},{"key":"ref22","first-page":"357","author":"parker","year":"1982","journal-title":"VLSI 81"},{"key":"ref21","author":"parker","year":"1981","journal-title":"Toward a methodology of solution of testability of register-transfer circuits"},{"key":"ref24","author":"rutman","year":"1972","journal-title":"Fault detection test generation for sequential logic by heuristic tree search"},{"key":"ref23","first-page":"129","article-title":"Component by component testing of digital circuit boards","volume":"19","author":"raymond","year":"1980","journal-title":"Computer Design"},{"key":"ref26","article-title":"A testability measure for register level digital circuits","author":"stephenson","year":"1976","journal-title":"Dig Papers Int Symp Fault-Tolerant Comput"},{"key":"ref25","author":"stephenson","year":"1974","journal-title":"A Testability Measure for Register-Transfer Level Digital Circuits"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28431\/01270093.pdf?arnumber=1270093","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:41Z","timestamp":1638218381000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270093\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,1]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1985,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270093","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,1]]}}}