{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T05:22:02Z","timestamp":1747545722305},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1985,1,1]],"date-time":"1985-01-01T00:00:00Z","timestamp":473385600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,1]]},"DOI":"10.1109\/tcad.1985.1270102","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"99-110","source":"Crossref","is-referenced-by-count":16,"title":["Technology Independent Device Modeling for Simulation of Integrated Circuits for FET Technologies"],"prefix":"10.1109","volume":"4","author":[{"given":"G.","family":"Bischoff","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.P.","family":"Krusius","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0"},{"key":"ref11","year":"0"},{"key":"ref12a","doi-asserted-by":"crossref","first-page":"1665","DOI":"10.1109\/T-ED.1982.20944","article-title":"iia-9 1\/2 µm si mesfet logic devices","volume":"29","author":"nulman","year":"1982","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref13","year":"0"},{"key":"ref12b","doi-asserted-by":"crossref","first-page":"1395","DOI":"10.1109\/T-ED.1983.21306","article-title":"fabrication and analysis of 1\/2µm silicon logic mesfet's","volume":"30","author":"nulman","year":"1983","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref4","year":"0"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1109\/IEDM.1980.189802","article-title":"capacitance measurement technique in high density mos structures","author":"iwai","year":"1980","journal-title":"1980 International Electron Devices Meeting"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051758"},{"key":"ref5","year":"0"},{"key":"ref8","year":"1980","journal-title":"DEECS UC Berkeley SPICE Version 2G 0 User's Guide"},{"key":"ref7","first-page":"757","article-title":"CUSP: A Custom VLSI Processor for Digital Signal Processing Based on the Fast Fourier Transform","author":"reusens","year":"1983","journal-title":"Proceedings of the IEEE International Conference on Computer Design VLSI in Computers"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-6333-3","author":"de boor","year":"1978","journal-title":"A practical Guide to Splines"},{"key":"ref1","year":"1982","journal-title":"the 5th Annu Conference on Electron Devices activities in Western New York"},{"key":"ref9","year":"0","journal-title":"CMOS Monochip and CMOS Design Manual"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28431\/01270102.pdf?arnumber=1270102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:42Z","timestamp":1638200382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,1]]},"references-count":14,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1985,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270102","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,1]]}}}