{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,16]],"date-time":"2023-11-16T19:20:04Z","timestamp":1700162404923},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1985,7,1]],"date-time":"1985-07-01T00:00:00Z","timestamp":489024000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,7]]},"DOI":"10.1109\/tcad.1985.1270118","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"220-231","source":"Crossref","is-referenced-by-count":61,"title":["Gate Matrix Layout"],"prefix":"10.1109","volume":"4","author":[{"family":"Omar Wing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shuo Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rui Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(81)90022-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084695"},{"key":"ref10","first-page":"1","article-title":"An optimum gate placement algorithm for MOS one-dimensional arrays","volume":"vi","author":"asano","year":"1981","journal-title":"J Digital Syst"},{"key":"ref6","article-title":"Interval graph based gate matrix layout","author":"wing","year":"1983","journal-title":"Proc 1983 IEEE Int Conf CAD"},{"key":"ref11","first-page":"36","author":"berge","year":"1962","journal-title":"The Theory of Graphs"},{"key":"ref5","first-page":"82","article-title":"An NP-complete problem on interval graphs","author":"kashiwabara","year":"1979","journal-title":"Proc 1979 Int Symp Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/800158.805069"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2140\/pjm.1965.15.835"},{"key":"ref2","first-page":"681","article-title":"Automated gate matrix layout","author":"wing","year":"1982","journal-title":"Proc 1982 Int Symp on Circuit and Systems"},{"key":"ref9","first-page":"1013","article-title":"Algorithms for gate matrix layout","author":"li","year":"1983","journal-title":"Proc 1983 IEEE Int Symp Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1980.20086"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28433\/01270118.pdf?arnumber=1270118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:42Z","timestamp":1638218382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,7]]},"references-count":11,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1985,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270118","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,7]]}}}