{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,21]],"date-time":"2023-10-21T12:09:57Z","timestamp":1697890197210},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1985,7,1]],"date-time":"1985-07-01T00:00:00Z","timestamp":489024000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,7]]},"DOI":"10.1109\/tcad.1985.1270122","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"264-269","source":"Crossref","is-referenced-by-count":44,"title":["Design of Testable CMOS Logic Circuits Under Arbitrary Delays"],"prefix":"10.1109","volume":"4","author":[{"given":"N.K.","family":"Jha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585625"},{"key":"ref3","first-page":"258","article-title":"On testing stuck-open faults","author":"chandramouli","year":"1983","journal-title":"Int Symp Fault-Tolerant Comput"},{"key":"ref6","first-page":"536","article-title":"Functional-level test generation for stuck-open faults in CMOS VLSI","author":"el-ziq","year":"1981","journal-title":"1981 Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585380"},{"key":"ref8","first-page":"44","article-title":"Robust tests for stuck-open faults in CMOS combinational logic circuits","author":"reddy","year":"1984","journal-title":"Int Symp on Fault-Tolerant Computing"},{"key":"ref7","first-page":"435","article-title":"On testable design for CMOS logic circuits","author":"reddy","year":"1983","journal-title":"Proc 1983 Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585627"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref1","first-page":"128","article-title":"Test generation at the switch level","author":"agrawal","year":"1984","journal-title":"Int Conf on Computer-Aided Design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28433\/01270122.pdf?arnumber=1270122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:42Z","timestamp":1638218382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,7]]},"references-count":9,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1985,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270122","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,7]]}}}