{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:38Z","timestamp":1759147418008},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1985,7,1]],"date-time":"1985-07-01T00:00:00Z","timestamp":489024000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,7]]},"DOI":"10.1109\/tcad.1985.1270127","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"312-321","source":"Crossref","is-referenced-by-count":59,"title":["A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits"],"prefix":"10.1109","volume":"4","author":[{"given":"P.","family":"Banerjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Failure mechanisms, fault hypotheses and analytical testing on LSI nMOS (HMOS) circuits","author":"courtois","year":"1981","journal-title":"VLSI 81"},{"key":"ref11","first-page":"44","article-title":"Failure mechanisms in logic circuits and their related fault effects","author":"easterbrook","year":"1977","journal-title":"IEE Conf on New Developments in Automatic Testing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2714(72)90697-X"},{"key":"ref13","article-title":"A logic design theory for VLSI","author":"hayes","year":"1981","journal-title":"Proc Second Caltech Conf on VLSI"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1982.12446"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1981.tb00266.x"},{"key":"ref16","author":"mead","year":"1979","journal-title":"Introduction to VLSI Systems"},{"key":"ref17","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref18","author":"noice","year":"1983","journal-title":"A clocking discipline for two-phase digital systems"},{"key":"ref19","author":"paul","year":"1984","journal-title":"A fault-tolerant integrated digital filter using high-speed residue arithmetic"},{"key":"ref4","article-title":"Do stuck fault models reflect manufacturing defects","author":"beh","year":"1982","journal-title":"Proc Int Test Conf"},{"key":"ref3","first-page":"94","article-title":"MURPHY: A Logic Simulator for nMOS and CMOS VLSI Circuits","author":"banerjee","year":"0","journal-title":"Proc Int Conf Computer-Aided Design"},{"key":"ref6","first-page":"46","article-title":"An algorithm for MOS logic simulation","author":"bryant","year":"1980","journal-title":"Lambda Mag"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.21236\/ADA444290","author":"bryant","year":"1983","journal-title":"A Switch-Level Model and Simulator for MOS Digital Systems"},{"key":"ref7","author":"bryant","year":"1981","journal-title":"A Switch-Level Simulation Model for Integrated Logic Circuits"},{"key":"ref2","author":"banerjee","year":"1983","journal-title":"A Model For Simulating Physical Failures In MOS VLSI Circuits"},{"key":"ref1","article-title":"Fault characterization of VLSI MOS circuits","author":"banerjee","year":"1982","journal-title":"Proc IEEE Int Conf Circuits Computers"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/TC.1979.1675317","article-title":"On a ternary model of gate networks","volume":"c 28","author":"brzozowski","year":"1979","journal-title":"IEEE Trans Computers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1978.tb02106.x"},{"key":"ref21","author":"yuan","year":"0","journal-title":"private communication"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28433\/01270127.pdf?arnumber=1270127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:42Z","timestamp":1638200382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,7]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1985,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270127","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,7]]}}}