{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:51Z","timestamp":1759147491018},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1985,7,1]],"date-time":"1985-07-01T00:00:00Z","timestamp":489024000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,7]]},"DOI":"10.1109\/tcad.1985.1270130","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"336-349","source":"Crossref","is-referenced-by-count":163,"title":["A Switch-Level Timing Verifier for Digital MOS VLSI"],"prefix":"10.1109","volume":"4","author":[{"given":"J.K.","family":"Ousterhout","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10a","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585850"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801645"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585417"},{"key":"ref14","first-page":"424","article-title":"A circuit model for predicting transient delays in LSI logic systems","author":"pilling","year":"1972","journal-title":"Proc 6th Asilomar Conf on Circuits and Systems"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TCAD.1983.1270037","article-title":"Signal delay in RC tree networks","volume":"cad 2","author":"rubinstein","year":"1983","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref16","first-page":"411","article-title":"Path delay analysis for hierarchical building block layout system","author":"tamura","year":"1984","journal-title":"Proc 20th Design Automation Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270030"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585685"},{"key":"ref3","author":"horowitz","year":"1983","journal-title":"Timing models for MOS circuits"},{"key":"ref6","first-page":"139","article-title":"Verification of timing constraints on large digital systems","author":"mcwilliams","year":"1980","journal-title":"Proc 17th Design Automation Conf"},{"key":"ref5","first-page":"349","article-title":"The RISC II micro-architecture","author":"katevenis","year":"1983","journal-title":"Proc IFIP TCIO\/WG 10 5 Int Conf on VLSI"},{"key":"ref8","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program for simulate semiconductor circuits"},{"key":"ref7","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref1","first-page":"22","article-title":"Tools for verifying integrated circuit designs","author":"baker","year":"1980","journal-title":"Lambda Mag"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585663"},{"key":"ref10b","year":"1983","journal-title":"Tech Rep"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28433\/01270130.pdf?arnumber=1270130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:42Z","timestamp":1638218382000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,7]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1985,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270130","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,7]]}}}