{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T10:44:34Z","timestamp":1751453074391},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1985,10,1]],"date-time":"1985-10-01T00:00:00Z","timestamp":496972800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1985,10]]},"DOI":"10.1109\/tcad.1985.1270158","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"561-574","source":"Crossref","is-referenced-by-count":4,"title":["Two-Dimensional Numerical Analysis of Latchup in a VLSI CMOS Technology"],"prefix":"10.1109","volume":"4","author":[{"given":"E.C.","family":"Sangiorgi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.R.","family":"Pinto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.E.","family":"Swirhun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.W.","family":"Dutton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Nonplanar Schottky device analysis and applications","author":"sangiorgi","year":"1984","journal-title":"Proc Int Conf Simulation of Semiconductor Processes and Devices"},{"key":"ref32","author":"ho","year":"1983","journal-title":"SUPREM-III?A program for integrated circuit process modeling and simulation"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"1115","DOI":"10.1109\/T-ED.1981.20498","article-title":"a retrograde p-well for higher density cmos","volume":"28","author":"rung","year":"1981","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/T-ED.1983.21083","article-title":"latchup-free schottky-barrier cmos","volume":"30","author":"sugino","year":"1983","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1109\/IEDM.1980.189946","article-title":"twin-tub cmos - a technology for vlsi circuits","author":"parrillo","year":"1980","journal-title":"1980 International Electron Devices Meeting"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2011.5890778"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1981.4335715"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(66)90127-4"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"1695","DOI":"10.1109\/T-ED.1982.20988","article-title":"va-6 two-dimensional simulation of latch-up in cmos structure","volume":"29","author":"hu","year":"1982","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/T-ED.1983.21107","article-title":"design model for bulk cmos scaling enabling accurate latchup prediction","volume":"30","author":"wieder","year":"1983","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/EDL.1984.25922","article-title":"trenched schottky barrier pmos for latchup resistance","volume":"5","author":"sangiorgi","year":"1984","journal-title":"IEEE Electron Device Letters"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"402","DOI":"10.1109\/IEDM.1984.190735","article-title":"latchup free cmos using guarded schottky barrier pmos","author":"swirhun","year":"1984","journal-title":"1984 International Electron Devices Meeting"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1109\/T-ED.1985.21929","article-title":"a vlsi-suitable schottky-barrier cmos process","volume":"32","author":"swirhun","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref15","author":"pinto","year":"1984","journal-title":"PISCES-II Poisson and Continuity Equation Solver"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1985.22234"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1979.4330274"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"450","DOI":"10.1109\/IEDM.1982.190322","article-title":"reduced geometry cmos technology","author":"jerdonek","year":"1982","journal-title":"1982 International Electron Devices Meeting"},{"key":"ref19","article-title":"Improved modeling of CMOS latchup and VLSI implications","author":"rung","year":"1982","journal-title":"Proc Symp VLSI Tech"},{"key":"ref28","year":"0","journal-title":"Complementary field-effect transistor integrated circuit device"},{"key":"ref4","first-page":"398","article-title":"Characterization and modeling of a latchup-free 1-?m CMOS technology","author":"taur","year":"1984","journal-title":"IEDM Tech Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1976.4328618"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/EDL.1985.26057","article-title":"accurate trigger condition analysis for cmos latchup","volume":"6","author":"pinto","year":"1985","journal-title":"IEEE Electron Device Letters"},{"key":"ref6","first-page":"406","article-title":"A new method for preventing CMOS latchup","author":"terrill","year":"1984","journal-title":"IEDM Tech Dig"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1109\/IEDM.1981.190089","article-title":"schottky mosfet for vlsi","author":"koeneke","year":"1981","journal-title":"1981 International Electron Devices Meeting"},{"key":"ref5","first-page":"522","article-title":"High-speed latchup-free 0.5-?m-channel CMOS using self-aligned TiSi<subscript>2<\/subscript> and deep-trench isolation technologies","author":"yamaguchi","year":"1983","journal-title":"IEDM Tech Dig"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/T-ED.1984.21484","article-title":"latchup model for the parasitic p-n-p-n path in bulk cmos","volume":"31","author":"fang","year":"1984","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref7","author":"estreich","year":"1980","journal-title":"The physics and modeling of latchup and CMOS integrated circuits"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/T-ED.1984.21474","article-title":"a better understanding of cmos latch-up","volume":"31","author":"hu","year":"1984","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/IEDM.1984.190705","article-title":"analysis of latchup susceptibility in cmos circuits","author":"hall","year":"1984","journal-title":"1984 International Electron Devices Meeting"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1109\/IEDM.1984.190706","article-title":"recent developments in cmos latchup","author":"troutman","year":"1984","journal-title":"1984 International Electron Devices Meeting"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830517"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/EDL.1983.25784","article-title":"an efficient numerical model of cmos latch-up","volume":"4","author":"pinto","year":"1983","journal-title":"IEEE Electron Device Letters"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1983.21091"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/IEDM.1980.189807","article-title":"a model for the parasitic scr in bulk cmos","author":"raburn","year":"1980","journal-title":"1980 International Electron Devices Meeting"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1109\/EDL.1984.25891","article-title":"a cmos structure with high latchup holding voltage","volume":"5","author":"hu","year":"1984","journal-title":"IEEE Electron Device Letters"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/IEDM.1982.190261","article-title":"deep trench isolated cmos devices","author":"rung","year":"1982","journal-title":"1982 International Electron Devices Meeting"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/IEDM.1978.189394","article-title":"an analysis of latch-up prevention in cmos ic's using an epitaxial-buried layer process","author":"estreich","year":"1978","journal-title":"1978 International Electron Devices Meeting"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28434\/01270158.pdf?arnumber=1270158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:43Z","timestamp":1638200383000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,10]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1985,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1985.1270158","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1985,10]]}}}